Computer Architecture: A Quantitative Approach: The Morgan Kaufmann Series in Computer Architecture and Design
Autor John L. Hennessy, David A. Patterson, Christos Kozyrakisen Limba Engleză Paperback – mai 2025
- Winner of a 2019 Textbook Excellence Award (Texty) from the Textbook and Academic Authors Association
- Each chapter follows a consistent framework: explanation of the ideas in each chapter; a "crosscutting issues" section, which presen
Din seria The Morgan Kaufmann Series in Computer Architecture and Design
- 25%
Preț: 391.87 lei - 31%
Preț: 416.75 lei - 20%
Preț: 563.09 lei - 31%
Preț: 440.87 lei - 35%
Preț: 412.32 lei - 15%
Preț: 528.13 lei - 34%
Preț: 369.45 lei - 20%
Preț: 464.99 lei - 23%
Preț: 424.40 lei - 20%
Preț: 635.23 lei - 29%
Preț: 464.85 lei - 28%
Preț: 594.99 lei - 36%
Preț: 353.54 lei - 20%
Preț: 495.73 lei - 37%
Preț: 327.55 lei - 20%
Preț: 329.48 lei - 18%
Preț: 380.29 lei
Preț: 477.56 lei
Preț vechi: 596.95 lei
-20% Nou
Puncte Express: 716
Preț estimativ în valută:
91.40€ • 96.42$ • 76.17£
91.40€ • 96.42$ • 76.17£
Carte nepublicată încă
Doresc să fiu notificat când acest titlu va fi disponibil:
Se trimite...
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780443154065
ISBN-10: 0443154066
Pagini: 936
Dimensiuni: 191 x 235 mm
Ediția:7
Editura: ELSEVIER SCIENCE
Seria The Morgan Kaufmann Series in Computer Architecture and Design
ISBN-10: 0443154066
Pagini: 936
Dimensiuni: 191 x 235 mm
Ediția:7
Editura: ELSEVIER SCIENCE
Seria The Morgan Kaufmann Series in Computer Architecture and Design
Cuprins
Printed Text
1. Fundamentals of Quantitative Design and Analysis
2. Memory Hierarchy Design
3. Instruction-Level Parallelism and Its Exploitation
4. Data-Level Parallelism in Vector, SIMD, and GPU Architectures
5. Multiprocessors and Thread-Level Parallelism
6. The Warehouse-Scale Computer
7. Domain Specific Architectures
A. Instruction Set Principles
B. Review of Memory Hierarchy
C. Pipelining: Basic and Intermediate Concepts
Online
D. Storage Systems
E. Embedded Systems
F. Interconnection Networks
G. Vector Processors
H. Hardware and Software for VLIW and EPIC
I. Large-Scale Multiprocessors and Scientific Applications
J. Computer Arithmetic
K. Survey of Instruction Set Architectures
L. Advanced Concepts on Address Translation
M. Historical Perspectives and References
1. Fundamentals of Quantitative Design and Analysis
2. Memory Hierarchy Design
3. Instruction-Level Parallelism and Its Exploitation
4. Data-Level Parallelism in Vector, SIMD, and GPU Architectures
5. Multiprocessors and Thread-Level Parallelism
6. The Warehouse-Scale Computer
7. Domain Specific Architectures
A. Instruction Set Principles
B. Review of Memory Hierarchy
C. Pipelining: Basic and Intermediate Concepts
Online
D. Storage Systems
E. Embedded Systems
F. Interconnection Networks
G. Vector Processors
H. Hardware and Software for VLIW and EPIC
I. Large-Scale Multiprocessors and Scientific Applications
J. Computer Arithmetic
K. Survey of Instruction Set Architectures
L. Advanced Concepts on Address Translation
M. Historical Perspectives and References