Digital Design: International Version
Autor M. Morris Mano, Michael D. Cilettien Limba Engleză Mixed media product – 14 iun 2007
Digital Design, fourth edition is a modern update of the classic authoritative text on digital design. This book teaches the basic concepts of digital design in a clear, accessible manner. The book presents the basic tools for the design of digital circuits and provides procedures suitable for a variety of digital applications.
Preț: 601.84 lei
Preț vechi: 733.95 lei
-18% Nou
Puncte Express: 903
Preț estimativ în valută:
115.20€ • 121.03$ • 96.81£
115.20€ • 121.03$ • 96.81£
Carte indisponibilă temporar
Doresc să fiu notificat când acest titlu va fi disponibil:
Se trimite...
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780132340434
ISBN-10: 0132340437
Pagini: 624
Dimensiuni: 184 x 235 mm
Greutate: 0.92 kg
Ediția:4Nouă
Editura: Pearson Education
Colecția Pearson Education
Locul publicării:Upper Saddle River, United States
ISBN-10: 0132340437
Pagini: 624
Dimensiuni: 184 x 235 mm
Greutate: 0.92 kg
Ediția:4Nouă
Editura: Pearson Education
Colecția Pearson Education
Locul publicării:Upper Saddle River, United States
Cuprins
1. Binary Systems.
Digital Systems. Binary Numbers. Number Base Conversions. Octal and Hexadecimal Numbers. Complements. Signed Binary Numbers. Binary Codes. Binary Storage and Registers. Binary Logic.
2. Boolean Algebra and Logic Gates.
Basic Definitions. Axiomatic Definition of Boolean Algebra. Basic Theorems and Properties of Boolean Algebra. Boolean Functions. Canonical and Standard Forms. Other Logic Operations. Digital Logic Gates. Integrated Circuits.
3. Gate-Level Minimization.
The Map Method. Four-Variable Map. Five-Variable Map. Product of Sums Simplification. Don't-Care Conditions. NAND and NOR Implementation. Other Two-Level Implementations. Exclusive-OR Function. HardwareDescriptionLanguage(HDL).
4. Combinational Logic.
Combinational Circuits. Analysis Procedure. Design Procedure. Binary Adder-Subtractor. Decimal Adder. Binary Multiplier. Magnitude Comparator. Decoders. Encoders. Multiplexers. HDLFor CombinationalCircuits.
5. Synchronous Sequential Logic.
Sequential Circuits. Latches. Flip-Flops. Analysis of Clocked Sequential Circuits. HDL For Sequential Circuits. State Reduction and Assignment. Design Procedure.
6. Registers ad Counters.
Registers. Shift Registers. Ripple Counters. Synchronous Counters. Other Counters. HDL for Registers and Counters.
7. Memory and Programmable Logic.
Introduction. Random-Access Memory. Memory Decoding. Error Detection and Correction. Read-Only Memory. Programmable Logic Array. Programmable Array Logic. Sequential Programmable Devices.
8. Register Transfer Level.
Register Transfer Level (RTL) Notation. Register Transfer Level in HDL. Algorithmic State Machines (ASM). Design Example. HDL Description of Design Example. Binary Multiplier. Control Logic. HDL Description of Binary Multiplier. Design With Multiplexers.
9. Asynchronous Sequential Logic.
Introduction. Analysis Procedure. Circuits With Latches. Design Procedure. Reduction of State and Flow Tables. Race-Free State Assignment. Hazards. Design Example.
10. Digital Integrated Circuits.
Introduction. Special Characteristics. Bipolar-Transistor Characteristics. RTL and DTL Circuits. Transistor-Transistor Logic (TTL). Emitter-Coupled Logic (ECL). Metal-Oxide Semiconductor (MOS). Complementary MOS (CMUS). CMOS Transmission Gate Circuits. Switch-Lever Modeling With HDL.
11. Laboratory Experiments.
Introduction to Experiments. Binary and Decimal Numbers. Digital Logic Gates. Simplification of Boolean Functions. Combinational Circuits. Code Converters. Design with Multiplexers. Adders and Subtractors. Flip-flops. Sequential Circuits. Counters. Shift Registers. Serial Addition. Memory Unit. Lamp Handball. Clock-Pulse Generator. Parallel Adder and Accumulator. Binary Multiplier. Asynchronous Sequential Circuits. Verilog HDL Simulation Experiments.
12. Standard Graphic Symbols.
Rectangular-Shape Symbols. Qualifying Symbols. Dependency Notation. Symbols For Combinational Elements. Symbols For Flip-Flops. Symbols For Registers. Symbols For Counters. Symbol For RAM.
Answers To Selected Problems.
Digital Systems. Binary Numbers. Number Base Conversions. Octal and Hexadecimal Numbers. Complements. Signed Binary Numbers. Binary Codes. Binary Storage and Registers. Binary Logic.
2. Boolean Algebra and Logic Gates.
Basic Definitions. Axiomatic Definition of Boolean Algebra. Basic Theorems and Properties of Boolean Algebra. Boolean Functions. Canonical and Standard Forms. Other Logic Operations. Digital Logic Gates. Integrated Circuits.
3. Gate-Level Minimization.
The Map Method. Four-Variable Map. Five-Variable Map. Product of Sums Simplification. Don't-Care Conditions. NAND and NOR Implementation. Other Two-Level Implementations. Exclusive-OR Function. HardwareDescriptionLanguage(HDL).
4. Combinational Logic.
Combinational Circuits. Analysis Procedure. Design Procedure. Binary Adder-Subtractor. Decimal Adder. Binary Multiplier. Magnitude Comparator. Decoders. Encoders. Multiplexers. HDLFor CombinationalCircuits.
5. Synchronous Sequential Logic.
Sequential Circuits. Latches. Flip-Flops. Analysis of Clocked Sequential Circuits. HDL For Sequential Circuits. State Reduction and Assignment. Design Procedure.
6. Registers ad Counters.
Registers. Shift Registers. Ripple Counters. Synchronous Counters. Other Counters. HDL for Registers and Counters.
7. Memory and Programmable Logic.
Introduction. Random-Access Memory. Memory Decoding. Error Detection and Correction. Read-Only Memory. Programmable Logic Array. Programmable Array Logic. Sequential Programmable Devices.
8. Register Transfer Level.
Register Transfer Level (RTL) Notation. Register Transfer Level in HDL. Algorithmic State Machines (ASM). Design Example. HDL Description of Design Example. Binary Multiplier. Control Logic. HDL Description of Binary Multiplier. Design With Multiplexers.
9. Asynchronous Sequential Logic.
Introduction. Analysis Procedure. Circuits With Latches. Design Procedure. Reduction of State and Flow Tables. Race-Free State Assignment. Hazards. Design Example.
10. Digital Integrated Circuits.
Introduction. Special Characteristics. Bipolar-Transistor Characteristics. RTL and DTL Circuits. Transistor-Transistor Logic (TTL). Emitter-Coupled Logic (ECL). Metal-Oxide Semiconductor (MOS). Complementary MOS (CMUS). CMOS Transmission Gate Circuits. Switch-Lever Modeling With HDL.
11. Laboratory Experiments.
Introduction to Experiments. Binary and Decimal Numbers. Digital Logic Gates. Simplification of Boolean Functions. Combinational Circuits. Code Converters. Design with Multiplexers. Adders and Subtractors. Flip-flops. Sequential Circuits. Counters. Shift Registers. Serial Addition. Memory Unit. Lamp Handball. Clock-Pulse Generator. Parallel Adder and Accumulator. Binary Multiplier. Asynchronous Sequential Circuits. Verilog HDL Simulation Experiments.
12. Standard Graphic Symbols.
Rectangular-Shape Symbols. Qualifying Symbols. Dependency Notation. Symbols For Combinational Elements. Symbols For Flip-Flops. Symbols For Registers. Symbols For Counters. Symbol For RAM.
Answers To Selected Problems.
Caracteristici
- Digital Design, fourth edition is a modern update of the classic authoritative text on digital design. This book teaches the basic concepts of digital design in a clear, accessible manner.
- Many of the features in this fourth edition remain the same as those of the previous editions except for rearrangement of the material or changes in emphasis due to changes in the technology.
- A significant number of end of chapter problems are updated in the 4th edition.
- The Verilog Hardware Description Language (HDL) has been updated and expanded to exploit key enhancements that were introduced in IEEE standards 1364-2001 and 1364-2005, and to ensure that all examples conform to accepted industry practices for modeling digital hardware.
- HDL material is inserted in separate sections so it can be covered or skipped as desired. The presentation is at a level suitable for beginning students that are learning digital circuits and a hardware description language at the same time.
- The text introduces more graphical material to better serve learners who are oriented towards a graphical medium. Graphical results of simulation are presented to better enable understanding of digital circuit and to facilitate classroom discussions about them. Karnaugh maps are likewise presented with additional graphics to facilitate understanding of their use.
- This edition of the text extends the previous edition's treatment of synchronous finite state machines by presenting a systematic methodology for designing a state machine to control the datapath of a digital system.
- Resources for the 4th edition can be found on www.prenhall.com/mano
Caracteristici noi
- A significant number of end of chapter problems are updated in the 4th edition.
- The Verilog Hardware Description Language (HDL) has been updated and expanded to exploit key enhancements that were introduced in IEEE standards 1364-2001 and 1364-2005, and to ensure that all examples conform to accepted industry practices for modeling digital hardware.
- HDL material is inserted in separate sections so it can be covered or skipped as desired. The presentation is at a level suitable for beginning students that are learning digital circuits and a hardware description language at the same time.
- The text introduces more graphical material to better serve learners who are oriented towards a graphical medium. Graphical results of simulation are presented to better enable understanding of digital circuit and to facilitate classroom discussions about them. Karnaugh maps are likewise presented with additional graphics to facilitate understanding of their use.
- This edition of the text extends the previous edition's treatment of synchronous finite state machines by presenting a systematic methodology for designing a state machine to control the datapath of a digital system.
- Resources for the 4th edition can be found on www.prenhall.com/mano