Progress in Applications of Boolean Functions: Synthesis Lectures on Digital Circuits & Systems
Autor Tsutomu Sasao, Jon Butleren Limba Engleză Paperback – 22 dec 2009
Din seria Synthesis Lectures on Digital Circuits & Systems
- Preț: 383.74 lei
- Preț: 455.41 lei
- Preț: 353.86 lei
- Preț: 375.26 lei
- Preț: 279.80 lei
- Preț: 234.87 lei
- Preț: 311.16 lei
- Preț: 191.30 lei
- Preț: 279.80 lei
- Preț: 279.80 lei
- Preț: 234.87 lei
- 19% Preț: 460.90 lei
- Preț: 279.80 lei
- Preț: 279.80 lei
- Preț: 259.79 lei
- Preț: 234.87 lei
- Preț: 234.87 lei
- Preț: 261.86 lei
- Preț: 247.72 lei
- Preț: 351.41 lei
- 15% Preț: 537.03 lei
- Preț: 416.01 lei
- Preț: 351.41 lei
- Preț: 191.30 lei
- Preț: 383.71 lei
- Preț: 191.30 lei
- Preț: 258.84 lei
- Preț: 191.30 lei
- Preț: 279.80 lei
- Preț: 445.39 lei
- Preț: 234.87 lei
- Preț: 429.59 lei
- Preț: 234.87 lei
- Preț: 234.87 lei
- Preț: 247.72 lei
- Preț: 351.41 lei
- Preț: 441.65 lei
- Preț: 191.30 lei
- Preț: 383.71 lei
- Preț: 191.30 lei
- Preț: 234.87 lei
- Preț: 191.30 lei
- Preț: 259.05 lei
- Preț: 279.80 lei
Preț: 234.87 lei
Nou
Puncte Express: 352
Preț estimativ în valută:
44.95€ • 46.69$ • 37.34£
44.95€ • 46.69$ • 37.34£
Carte tipărită la comandă
Livrare economică 28 ianuarie-03 februarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783031798115
ISBN-10: 3031798112
Ilustrații: XIV, 139 p.
Dimensiuni: 191 x 235 mm
Editura: Springer International Publishing
Colecția Springer
Seria Synthesis Lectures on Digital Circuits & Systems
Locul publicării:Cham, Switzerland
ISBN-10: 3031798112
Ilustrații: XIV, 139 p.
Dimensiuni: 191 x 235 mm
Editura: Springer International Publishing
Colecția Springer
Seria Synthesis Lectures on Digital Circuits & Systems
Locul publicării:Cham, Switzerland
Cuprins
Equivalence Classes of Boolean Functions.- Boolean Functions for Cryptography.- Boolean Differential Calculus.- Synthesis of Boolean Functions in Reversible Logic.- Data Mining Using Binary Decision Diagrams.
Notă biografică
Tsutomu Sasao received the B.E., M.E., and Ph.D. degrees in Electronics Engineering from Osaka University, Osaka Japan, in 1972, 1974, and 1977, respectively. He has held faculty/research positions at Osaka University, Japan; IBM T. J. Watson Research Center, Yorktown Heights, NY; the Naval Postgraduate School, Monterey, CA; and Kyushu Institute of Technology, Iizuka, Japan. Now, he is a Professor at the Department of Computer Science, Meiji University, Kawasaki, Japan. His research areas include logic design and switching theory, representations of logic functions, and multiple-valued logic. He has published more than 9 books on logic design including, Logic Synthesis and Optimization, Representation of Discrete Functions, Switching Theory for Logic Synthesis, Logic Synthesis and Verification, and Memory-Based Logic Synthesis, in 1993, 1996, 1999, 2001, and 2011, respectively. He has served Program Chairman for the IEEE International Symposium on Multiple-Valued Logic (ISMVL) many times. Also, he was the Symposium Chairman of the 28th ISMVL held in Fukuoka, Japan, in 1998. He received the NIWA Memorial Award in 1979, Takeda Techno-Entrepreneurship Award in 2001, and Distinctive Contribution Awards from IEEE Computer Society MVL-TC for papers presented at ISMVLs in 1986, 1996, 2003, 2004, and 2013. He has served as an associate editor of the IEEE Transactions on Computers. He is a Fellow of the IEEE.
Jon T. Butler received the B.E.E. and M.Engr. degrees from Rensselaer Polytechnic Institute, Troy, New York, in 1966 and 1967, respectively. He received the Ph.D. degree from The Ohio State University, Columbus, Ohio, in 1973. From 1987 until 2010, he was a Professor at the Naval Postgraduate School, Monterey, California. From 1974 to 1987, he was at Northwestern University, Evanston, Illinois. He isnow a Distinguished Professor Emeritus. During that time he served two periods of leave at the Naval Postgraduate School, first as a National Research Council Senior Postdoctoral Associate (1980-1981) and second as the NAVALEX Chair Professor (1986-1987). He served one period of leave as a foreign visiting professor at the Kyushu Institute of Technology, Iizuka, Japan. His research interests include logic optimization, multiple-valued logic, and reconfigurable computing. He has served on the editorial boards of the IEEE Transactions on Computers, Computer, and the IEEE Computer Society Press. He has served as the editor-in-chief of Computer and the IEEE Computer Society Press. He received the Award of Excellence, the Outstanding Contributed Paper Award, and a Distinctive Contributed Paper Award for papers presented at the International Symposium on Multiple-Valued Logic. He received the Distinguished Service Award, two Meritorious Awards, and nine Certificates of Appreciation for service to the IEEE Computer Society. He is a Life Fellow of the IEEE.