Cantitate/Preț
Produs

Sequential Logic and Verilog HDL Fundamentals

Autor Joseph Cavanagh
en Limba Engleză Hardback – 28 oct 2015
Sequential Logic and Verilog HDL Fundamentals discusses the analysis and synthesis of synchronous and asynchronous sequential machines. These machines are implemented using Verilog Hardware Description Language (HDL), in accordance with the Institute of Electrical and Electronics Engineers (IEEE) Standard: 1364-1995.
The book concentrates on sequential logic design with a focus on the design of various Verilog HDL projects. Emphasis is placed on structured and rigorous design principles that can be applied to practical applications. Each step of the analysis and synthesis procedures is clearly delineated. Each method that is presented is expounded in sufficient detail with accompanying examples. Many analysis and synthesis examples use mixed-logic symbols incorporating both positive- and negative-input logic gates for NAND (not AND) and NOR (not OR) logic, while other examples utilize only positive-input logic gates. The use of mixed logic parallels the use of these symbols in the industry.
The book is intended to be a tutorial, and as such, is comprehensive and self-contained. All designs are carried through to completion—nothing is left unfinished or partially designed. Each chapter contains numerous problems of varying complexity to be designed by the reader using Verilog HDL design techniques. The Verilog HDL designs include the design module, the test bench module that tests the design for correct functionality, the outputs obtained from the test bench, and the waveforms obtained from the test bench.
Sequential Logic and Verilog HDL Fundamentals presents Verilog HDL with numerous design examples to help the reader thoroughly understand this popular hardware description language. The book is designed for practicing electrical engineers, computer engineers, and computer scientists; for graduate students in electrical engineering, computer engineering, and computer science; and for senior-level undergraduate students.
Citește tot Restrânge

Preț: 99500 lei

Preț vechi: 143699 lei
-31% Nou

Puncte Express: 1493

Preț estimativ în valută:
19044 19795$ 15775£

Carte tipărită la comandă

Livrare economică 04-18 februarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781498738224
ISBN-10: 1498738222
Pagini: 860
Ilustrații: 822 black & white illustrations, 16 black & white tables
Dimensiuni: 178 x 254 x 51 mm
Greutate: 1.66 kg
Ediția:1
Editura: CRC Press
Colecția CRC Press
Locul publicării:Boca Raton, United States

Public țintă

Academic and Professional Practice & Development

Cuprins

Introduction to Verilog HDL. Synthesis of Synchronous Sequential Machines 1 Using Verilog HDL. Synthesis of Synchronous Sequential Machines 2 Using Verilog HDL. Synthesis of Asynchronous Sequential Machines Using Verilog HDL. Synthesis of Pulse-Mode Asynchronous Sequential Machines Using Verilog HDL. Appendices.

Notă biografică

Joseph Cavanagh is an adjunct professor in the Computer Engineering Department at Santa Clara University, California, USA. He is the author of several textbooks, including Computer Arithmetic and Verilog HDL Fundamentals (2009), Digital Design and Verilog HDL Fundamentals (2008), Verilog HDL: Digital Design and Modeling (2007), and Sequential Logic: Analysis and Synthesis (2006), as well as a novel, The Computer Conspiracy.

Recenzii

"… thorough coverage of counter design. … [a] good introductory text for Verilog."
—Parag K. Lala, Texas A&M University-Texarkana, USA
"For the reader looking to succeed with understanding both the foundation of the principles of sequential logic along with the ability to apply these principles using Verilog HDL, this text is a guarantee to achieve those goals."
—Geri Lamble, Santa Clara University, California, USA

Descriere

This self-contained tutorial comprehensively discusses the analysis and synthesis of both synchronous and asynchronous sequential machines. These machines are implemented using Verilog Hardware Description Language (HDL), in accordance with the Institute of Electrical and Electronics Engineers (IEEE) Standard: 1364-1995. The book first introduces Verilog HDL and then uses it to design synchronous sequential machines and alternative synchronous sequential machines. Next, the text describes the synthesis of asynchronous sequential machines using Verilog HDL, and provides synthesis examples of pulse-mode asynchronous sequential machines using Verilog HDL.