SynDEVS Co-Design Flow: A Hardware / Software Co-Design Flow Based on the Discrete Event System Specification Model of Computation
Autor H. Gregor Molteren Limba Engleză Paperback – 21 oct 2012
Preț: 320.71 lei
Preț vechi: 400.89 lei
-20% Nou
Puncte Express: 481
Preț estimativ în valută:
61.38€ • 64.40$ • 50.92£
61.38€ • 64.40$ • 50.92£
Carte tipărită la comandă
Livrare economică 29 ianuarie-12 februarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783658003968
ISBN-10: 3658003960
Pagini: 224
Ilustrații: XXVI, 198 p. 57 illus., 45 illus. in color.
Dimensiuni: 148 x 210 x 12 mm
Greutate: 0.28 kg
Ediția:2012
Editura: Springer Fachmedien Wiesbaden
Colecția Springer Vieweg
Locul publicării:Wiesbaden, Germany
ISBN-10: 3658003960
Pagini: 224
Ilustrații: XXVI, 198 p. 57 illus., 45 illus. in color.
Dimensiuni: 148 x 210 x 12 mm
Greutate: 0.28 kg
Ediția:2012
Editura: Springer Fachmedien Wiesbaden
Colecția Springer Vieweg
Locul publicării:Wiesbaden, Germany
Public țintă
ResearchCuprins
Model of Computation.- Discrete Event System Specification.- Hardware / Software Co-Design Flow.- Model Transformation.- Time RepresentationModel Transformation to Hardware and Software.
Notă biografică
H. Gregor Molter completed his doctoral thesis at the department of Integrated Circuits and Systems Lab, Technische Universität Darmstadt, under the supervision of Prof. Dr.-Ing. Sorin A. Huss.
Textul de pe ultima copertă
The complexity of modern embedded systems has increased rapidly in the recent past. Introducing models of computation into the design flow has significantly raised the abstraction in system level design of embedded systems. Establishing such high abstraction levels in common hardware /software co-design flows is still in its infancy. H. Gregor Molter develops a hardware / software co-design flow based on the Discrete Event System Specification model of computation. He advocates that such a system level design flow should exploit a timed model of computation to allow a broad application field. The presented design flow will transform timed DEVS models to both synthesizable VHDL source code and embeddable C++ source code.
Target Groups
Researchers and students in the fields of abstract system level design and synthesizable models of computation; Practitioners in the fields of cyber physical systems or embedded systems design.
About the Author
H. Gregor Molter completed his doctoral thesis at the department of Integrated Circuits and Systems Lab, Technische Universität Darmstadt, under the supervision of Prof. Dr.-Ing. Sorin A. Huss.
Target Groups
Researchers and students in the fields of abstract system level design and synthesizable models of computation; Practitioners in the fields of cyber physical systems or embedded systems design.
About the Author
H. Gregor Molter completed his doctoral thesis at the department of Integrated Circuits and Systems Lab, Technische Universität Darmstadt, under the supervision of Prof. Dr.-Ing. Sorin A. Huss.
Target Groups
Researchers and students in the fields of abstract system level design and synthesizable models of computation; Practitioners in the fields of cyber physical systems or embedded systems design.
About the Author
H. Gregor Molter completed his doctoral thesis at the department of Integrated Circuits and Systems Lab, Technische Universität Darmstadt, under the supervision of Prof. Dr.-Ing. Sorin A. Huss.
Target Groups
Researchers and students in the fields of abstract system level design and synthesizable models of computation; Practitioners in the fields of cyber physical systems or embedded systems design.
About the Author
H. Gregor Molter completed his doctoral thesis at the department of Integrated Circuits and Systems Lab, Technische Universität Darmstadt, under the supervision of Prof. Dr.-Ing. Sorin A. Huss.
Caracteristici
Publication in the field of technical sciences Includes supplementary material: sn.pub/extras