Advances in Computer Systems Architecture: 9th Asia-Pacific Conference, ACSAC 2004, Beijing, China, September 7-9, 2004, Proceedings: Lecture Notes in Computer Science, cartea 3189
Editat de Pen-Chung Yew, Jingling Xueen Limba Engleză Paperback – 14 sep 2004
Din seria Lecture Notes in Computer Science
- 20% Preț: 1061.55 lei
- 20% Preț: 341.95 lei
- 20% Preț: 369.12 lei
- 20% Preț: 645.28 lei
- 20% Preț: 591.51 lei
- 15% Preț: 580.46 lei
- Preț: 410.88 lei
- 20% Preț: 504.57 lei
- Preț: 381.21 lei
- 20% Preț: 340.32 lei
- 20% Preț: 1414.79 lei
- 20% Preț: 538.29 lei
- 20% Preț: 583.40 lei
- 20% Preț: 1075.26 lei
- 20% Preț: 238.01 lei
- 17% Preț: 360.19 lei
- 20% Preț: 438.69 lei
- 20% Preț: 1183.14 lei
- 20% Preț: 596.46 lei
- 15% Preț: 438.59 lei
- 20% Preț: 655.02 lei
- 20% Preț: 649.49 lei
- 20% Preț: 309.90 lei
- 20% Preț: 337.00 lei
- Preț: 449.57 lei
- 20% Preț: 310.26 lei
- 20% Preț: 1024.44 lei
- 20% Preț: 579.30 lei
- 20% Preț: 763.23 lei
- 20% Preț: 453.32 lei
- 20% Preț: 575.48 lei
- 20% Preț: 585.88 lei
- 20% Preț: 326.98 lei
- 20% Preț: 825.93 lei
- 17% Preț: 427.22 lei
- 20% Preț: 763.23 lei
- 20% Preț: 350.21 lei
- 20% Preț: 307.71 lei
- 20% Preț: 580.93 lei
- 20% Preț: 340.32 lei
- 20% Preț: 343.62 lei
- 20% Preț: 583.40 lei
- 20% Preț: 583.40 lei
- Preț: 389.48 lei
- 20% Preț: 353.50 lei
- 20% Preț: 607.39 lei
Preț: 661.65 lei
Preț vechi: 827.05 lei
-20% Nou
Puncte Express: 992
Preț estimativ în valută:
126.64€ • 131.71$ • 106.12£
126.64€ • 131.71$ • 106.12£
Carte tipărită la comandă
Livrare economică 13-27 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783540230038
ISBN-10: 3540230033
Pagini: 620
Ilustrații: XVIII, 602 p.
Dimensiuni: 155 x 235 x 33 mm
Greutate: 0.86 kg
Ediția:2004
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540230033
Pagini: 620
Ilustrații: XVIII, 602 p.
Dimensiuni: 155 x 235 x 33 mm
Greutate: 0.86 kg
Ediția:2004
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Keynote Address I.- Some Real Observations on Virtual Machines.- Session 1A: Cache and Memory.- Replica Victim Caching to Improve Reliability of In-Cache Replication.- Efficient Victim Mechanism on Sector Cache Organization.- Cache Behavior Analysis of a Compiler-Assisted Cache Replacement Policy.- Modeling the Cache Behavior of Codes with Arbitrary Data-Dependent Conditional Structures.- Session 1B: Reconfigurable and Embedded Architectures.- A Configurable System-on-Chip Architecture for Embedded Devices.- An Auto-adaptative Reconfigurable Architecture for the Control.- Enhancing the Memory Performance of Embedded Systems with the Flexible Sequential and Random Access Memory.- Heuristic Algorithm for Reducing Mapping Sets of Hardware-Software Partitioning in Reconfigurable System.- Session 2A: Processor Architecture and Design I.- Architecture Design of a High-Performance 32-Bit Fixed-Point DSP.- TengYue-1: A High Performance Embedded SoC.- A Fault-Tolerant Single-Chip Multiprocessor.- Session 2B: Power and Energy Management.- Initial Experiences with Dreamy Memory and the RAMpage Memory Hierarchy.- dDVS: An Efficient Dynamic Voltage Scaling Algorithm Based on the Differential of CPU Utilization.- High Performance Microprocessor Design Methods Exploiting Information Locality and Data Redundancy for Lower Area Cost and Power Consumption.- Session 3A: Processor Architecture and Design II.- Dynamic Reallocation of Functional Units in Superscalar Processors.- Multiple-Dimension Scalable Adaptive Stream Architecture.- Impact of Register-Cache Bandwidth Variation on Processor Performance.- Session 3B: Compiler and Operating System Issues.- Exploiting Free Execution Slots on EPIC Processors for Efficient and Accurate Runtime Profiling.- Continuous Adaptive Object-Code Re-optimization Framework.- Initial Evaluation of a User-Level Device Driver Framework.- Keynote Address II.- A Generation Ahead of Microprocessor: Where Software Can Drive uArchitecture To?.- Session 4A: Application-Specific Systems.- A Cost-Effective Supersampling for Full Scene AntiAliasing.- A Simple Architectural Enhancement for Fast and Flexible Elliptic Curve Cryptography over Binary Finite Fields GF(2 m ).- Scalable Design Framework for JPEG2000 System Architecture.- Real-Time Three Dimensional Vision.- Session 4B: Interconnection Networks.- A Router Architecture for QoS Capable Clusters.- Optimal Scheduling Algorithms in WDM Optical Interconnects with Limited Range Wavelength Conversion Capability.- Comparative Evaluation of Adaptive and Deterministic Routing in the OTIS-Hypercube.- A Two-Level On-Chip Bus System Based on Multiplexers.- Keynote Address III.- Make Computers Cheaper and Simpler.- Session 5A: Prediction Techniques.- A Low Power Branch Predictor to Selectively Access the BTB.- Static Techniques to Improve Power Efficiency of Branch Predictors.- Choice Predictor for Free.- Performance Impact of Different Data Value Predictors.- Session 5B: Parallel Architecture and Programming.- Heterogeneous Networks of Workstations.- Finding High Performance Solution in Reconfigurable Mesh-Connected VLSI Arrays.- Order Independent Transparency for Image Composition Parallel Rendering Machines.- An Authorization Architecture Oriented to Engineering and Scientific Computation in Grid Environments.- Session 6A: Microarchitecture Design and Evaluations.- Validating Word-Oriented Processors for Bit and Multi-word Operations.- Dynamic Fetch Engine for Simultaneous Multithreaded Processors.- A Novel Rename Register Architecture and Performance Analysis.- Session 6B: Memory andI/O Systems.- A New Hierarchy Cache Scheme Using RAM and Pagefile.- An Object-Oriented Data Storage System on Network-Attached Object Devices.- A Scalable and Adaptive Directory Scheme for Hardware Distributed Shared Memory.- Session 7A: Potpourri.- A Compiler-Assisted On-Chip Assigned-Signature Control Flow Checking.- A Floating Point Divider Performing IEEE Rounding and Quotient Conversion in Parallel.- Efficient Buffer Allocation for Asynchronous Linear Pipelines by Design Space Localization.
Caracteristici
Includes supplementary material: sn.pub/extras