Cantitate/Preț
Produs
Total produse
Vezi coșul
Automated Technology for Verification and Analysis: 7th International Symposium, ATVA 2009, Macao, China, October 14-16, 2009, Proceedings de Zhiming Liu

Automated Technology for Verification and Analysis: 7th International Symposium, ATVA 2009, Macao, China, October 14-16, 2009, Proceedings: Lecture Notes in Computer Science, cartea 5799

Editat de Zhiming Liu, Anders P. Ravn
en Limba Engleză Paperback – 29 sep 2009
This book constitutes the proceedings of the 7th International Symposium on Automated Technology for Verification and Analysis, ATVA 2009, held in Macao, China, in October 2009. The 23 regular papers and 3 took papers presented together with 3 invited talks, were carefully reviewed and selected from 74 research papers and 10 tool papers submissions. The papers are organized in topical sections on state space reduction, tools, probabilistic systems, medley, temporal logic, abstraction and refinement, and fault tolerant systems.
Citește tot Restrânge

Din seria Lecture Notes in Computer Science

Preț: 33543 lei

Preț vechi: 41930 lei
-20% Nou

Puncte Express: 503
Preț estimativ în valută:
6419€ • 6688$ • 5337£

Carte tipărită la comandă

Livrare economică 11-25 februarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783642047602
ISBN-10: 3642047602
Pagini: 414
Ilustrații: XI, 414 p.
Dimensiuni: 155 x 235 x 25 mm
Greutate: 0.66 kg
Ediția:2009
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seriile Lecture Notes in Computer Science, Programming and Software Engineering

Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Research

Cuprins

Invited Talks.- Verifying VLSI Circuits.- 3-Valued Abstraction for (Bounded) Model Checking.- Local Search in Model Checking.- State Space Reduction.- Exploring the Scope for Partial Order Reduction.- State Space Reduction of Linear Processes Using Control Flow Reconstruction.- A Data Symmetry Reduction Technique for Temporal-epistemic Logic.- Tools.- TAPAAL: Editor, Simulator and Verifier of Timed-Arc Petri Nets.- CLAN: A Tool for Contract Analysis and Conflict Discovery.- UnitCheck: Unit Testing and Model Checking Combined.- Probabilistic Systems.- LTL Model Checking of Time-Inhomogeneous Markov Chains.- Statistical Model Checking Using Perfect Simulation.- Quantitative Analysis under Fairness Constraints.- A Decompositional Proof Scheme for Automated Convergence Proofs of Stochastic Hybrid Systems.- Medley.- Memory Usage Verification Using Hip/Sleek.- Solving Parity Games in Practice.- Automated Analysis of Data-Dependent Programs with Dynamic Memory.- Temporal Logic I.- On-the-fly Emptiness Check of Transition-Based Streett Automata.- On Minimal Odd Rankings for Büchi Complementation.- Specification Languages for Stutter-Invariant Regular Properties.- Abstraction and Refinement.- Incremental False Path Elimination for Static Software Analysis.- A Framework for Compositional Verification of Multi-valued Systems via Abstraction-Refinement.- Don’t Know for Multi-valued Systems.- Logahedra: A New Weakly Relational Domain.- Fault Tolerant Systems.- Synthesis of Fault-Tolerant Distributed Systems.- Formal Verification for High-Assurance Behavioral Synthesis.- Dynamic Observers for the Synthesis of Opaque Systems.- Temporal Logic II.- Symbolic CTL Model Checking of Asynchronous Systems Using Constrained Saturation.- LTL Model Checking for Recursive Programs.- OnDetecting Regular Predicates in Distributed Systems.

Textul de pe ultima copertă

This book constitutes the proceedings of the 7th International Symposium on Automated Technology for Verification and Analysis, ATVA 2009, held in Macao, China, in October 2009.
The 23 regular papers and 3 took papers presented together with 3 invited talks, were carefully reviewed and selected from 74 research papers and 10 tool papers submissions.
The papers are organized in topical sections on state space reduction, tools, probabilistic systems, medley, temporal logic, abstraction and refinement, and fault tolerant systems.