CMOS Test and Evaluation: A Physical Perspective
Autor Manjul Bhushan, Mark B. Ketchenen Limba Engleză Paperback – 10 sep 2016
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 712.45 lei 6-8 săpt. | |
Springer – 10 sep 2016 | 712.45 lei 6-8 săpt. | |
Hardback (1) | 1088.63 lei 6-8 săpt. | |
Springer – 4 dec 2014 | 1088.63 lei 6-8 săpt. |
Preț: 712.45 lei
Preț vechi: 868.83 lei
-18% Nou
Puncte Express: 1069
Preț estimativ în valută:
136.35€ • 143.85$ • 113.63£
136.35€ • 143.85$ • 113.63£
Carte tipărită la comandă
Livrare economică 03-17 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9781493947027
ISBN-10: 1493947028
Pagini: 437
Ilustrații: XIII, 424 p. 338 illus.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.61 kg
Ediția:Softcover reprint of the original 1st ed. 2015
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States
ISBN-10: 1493947028
Pagini: 437
Ilustrații: XIII, 424 p. 338 illus.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.61 kg
Ediția:Softcover reprint of the original 1st ed. 2015
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States
Cuprins
Introduction.- CMOS Circuit Basics.- CMOS Storage Elements and Synchronous Logic.- IDDQ and Power.- Embedded PVT Monitors.- Variability.- Product Chip Test and Characterization.- Reliability, Burn-In and Guardbands.- Data Analysis and Characterization.- CMOS Metrics and Model Evaluation.
Notă biografică
Manjul Bhushan is a technical consultant in New York.
Mark Ketchen is a technical consultant in Massachusetts.
Mark Ketchen is a technical consultant in Massachusetts.
Textul de pe ultima copertă
This book extends test structure applications described in Microelectronic Test Structures for CMOS Technology (Springer 2011) to digital CMOS product chips. Intended for engineering students and professionals, this book provides a single comprehensive source for evaluating CMOS technology and product test data from a basic knowledge of the physical behavior of the constituent components. Elementary circuits that exhibit key properties of complex CMOS chips are simulated and analyzed, and an integrated view of design, test and characterization is developed. Appropriately designed circuit monitors embedded in the CMOS chip serve to correlate CMOS technology models and circuit design tools to the hardware and also aid in test debug. Impact of silicon process variability, reliability, and power and performance sensitivities to a range of product application conditions are described. Circuit simulations exemplify the methodologies presented, and problems are included at the end of the chapters.
Caracteristici
Relates CMOS product performance to basic physical models of transistors and passive elements Uses embedded test structures and sensors for product test debug, yield and performance evaluation Describes impact of device variability Discusses application corners, schmooing and product specifications including guardbands Presents an overall view of CMOS product chip test, test equipment and diagnostic tools Describes data analysis techniques for rapid evaluation and debug during test Features nearly 300 illustrations Includes supplementary material: sn.pub/extras Request lecturer material: sn.pub/lecturer-material