Cantitate/Preț
Produs

Compilation Techniques for Reconfigurable Architectures

Autor João M.P. Cardoso, Pedro C. Diniz
en Limba Engleză Paperback – 29 oct 2010
The extreme ?exibility of recon?gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon?gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon?gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef?cient recon?gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon?gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon?gurable architectures.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 60860 lei  6-8 săpt.
  Springer Us – 29 oct 2010 60860 lei  6-8 săpt.
Hardback (1) 61343 lei  6-8 săpt.
  Springer Us – 20 oct 2008 61343 lei  6-8 săpt.

Preț: 60860 lei

Preț vechi: 76075 lei
-20% Nou

Puncte Express: 913

Preț estimativ în valută:
11651 12692$ 9774£

Carte tipărită la comandă

Livrare economică 19 decembrie 24 - 02 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781441935106
ISBN-10: 144193510X
Pagini: 236
Ilustrații: XII, 223 p. 88 illus.
Dimensiuni: 155 x 235 x 12 mm
Greutate: 0.34 kg
Ediția:Softcover reprint of hardcover 1st ed. 2009
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Professional/practitioner

Cuprins

Overview of Reconfigurable Architectures.- Compilation and Synthesis Flows.- Code Transformations.- Mapping and Execution Optimizations.- Compilers for Reconfigurable Architectures.- Perspectives on Programming Reconfigurable Computing Platforms.- Final Remarks.

Textul de pe ultima copertă

This book describes a wide range of code transformations and mapping techniques for compiling programs written in high-level programming languages to reconfigurable architectures. While many of these transformations and mapping techniques have been developed in the context of compilation for traditional architectures and high-level synthesis, their application to reconfigurable architectures poses a whole new set of challenges- particularly when targeting fine-grained reconfigurable architectures such as contemporary Field-Programmable Gate-Arrays (FPGAs).
Organized in eight chapters, this book provides a helpful structure for practitioners and graduate students in the area of computer science and electrical and computer engineering to effectively map computations to reconfigurable architectures.
Key Features:
  • Introduces the reader to hardware compilation and reconfigurable computing architectures.
  • Presents a range of compiler code transformations and mapping techniques focusing on imperative programming languages.
  • Allows the reader to bridge the gap between the software compilation and the hardware compilation and synthesis domains.
  • Brings a number of compilation techniques together into one structured source, and includes representative examples of their applications.
  • Provides a historical perspective on representative compilation research efforts over the last 15 years.

Caracteristici

Introduces hardware compilation and reconfigurable computing architectures Presents a range of compiler code transformations and mapping techniques focusing on imperative programming languages Bridges the gap between software compilation, hardware compilation, and synthesis domains Brings a number of compilation techniques together into one structured source, and includes representative examples of their applications Provides a historical perspective on representative compilation research efforts over the last 15 years