Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
Autor Brandon Noia, Krishnendu Chakrabartyen Limba Engleză Hardback – 2 dec 2013
Toate formatele și edițiile
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 537.81 lei 38-44 zile | |
Springer International Publishing – 23 aug 2016 | 537.81 lei 38-44 zile | |
Hardback (1) | 644.30 lei 6-8 săpt. | |
Springer International Publishing – 2 dec 2013 | 644.30 lei 6-8 săpt. |
Preț: 644.30 lei
Preț vechi: 758.00 lei
-15% Nou
Puncte Express: 966
Preț estimativ în valută:
123.38€ • 127.12$ • 103.53£
123.38€ • 127.12$ • 103.53£
Carte tipărită la comandă
Livrare economică 22 februarie-08 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783319023779
ISBN-10: 3319023772
Pagini: 264
Ilustrații: XVIII, 245 p. 133 illus., 115 illus. in color.
Dimensiuni: 155 x 235 x 20 mm
Greutate: 0.66 kg
Ediția:2014
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland
ISBN-10: 3319023772
Pagini: 264
Ilustrații: XVIII, 245 p. 133 illus., 115 illus. in color.
Dimensiuni: 155 x 235 x 20 mm
Greutate: 0.66 kg
Ediția:2014
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland
Public țintă
Professional/practitionerCuprins
Introduction.- Wafer Stacking and 3D Memory Test.- Built-in Self-Test for TSVs.- Pre-Bond TSV Test Through TSV Probing.- Pre-Bond TSV Test Through TSV Probing.- Overcoming the Timing Overhead of Test Architectures on Inter-Die Critical Paths.- Post-Bond Test Wrappers and Emerging Test Standards.- Test-Architecture Optimization and Test Scheduling.- Conclusions.
Notă biografică
Krishnendu Chakrabarty is a Professor of Electrical and Computer Engineering at Duke University. He received his PhD from University of Michigan. He is a Fellow of IEEE and a Distinguished Engineer of ACM.
Textul de pe ultima copertă
This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.
• Provides a comprehensive guide to the challenges and solutions for the testing of TSV-based 3D stacked ICs;
• Includes in-depth explanation of key test and design-for-test technologies, emerging standards, and test- architecture and test-schedule optimizations;
• Encompasses all aspects of test as related to 3D ICs, including pre-bond and post-bond test as well as the test optimization and scheduling necessary to ensure that 3D testing remains cost-effective.
Caracteristici
Provides a comprehensive guide to the challenges and solutions for the testing of TSV-based 3D stacked ICs Includes in-depth explanation of key test and design-for-test technologies, emerging standards, and test- architecture and test-schedule optimizations Encompasses all aspects of test as related to 3D ICs, including pre-bond and post-bond test as well as the test optimization and scheduling necessary to ensure that 3D testing remains cost-effective