Cantitate/Preț
Produs
Total produse
Vezi coșul
Designing 2D and 3D Network-on-Chip Architectures de Konstantinos Tatas

Designing 2D and 3D Network-on-Chip Architectures

Autor Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch
en Limba Engleză Hardback – 8 oct 2013
This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 66971 lei  6-8 săpt.
  Springer – 23 aug 2016 66971 lei  6-8 săpt.
Hardback (1) 61980 lei  6-8 săpt.
  Springer – 8 oct 2013 61980 lei  6-8 săpt.

Preț: 61980 lei

Preț vechi: 72918 lei
-15% Nou

Puncte Express: 930
Preț estimativ în valută:
11862€ • 12514$ • 9885£

Carte tipărită la comandă

Livrare economică 02-16 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781461442738
ISBN-10: 1461442737
Pagini: 280
Ilustrații: XIII, 265 p. 144 illus., 79 illus. in color.
Dimensiuni: 155 x 235 x 19 mm
Greutate: 0.52 kg
Ediția:2014
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Professional/practitioner

Cuprins

Part I: Network-on-Chip Design Methodology.- Network-on-Chip Technology: A Paradigm Shift.- NoC Modeling and Topology Exploration.- Communication Architecture.- Power and Thermal Effects and Management.- NoC-based System Integration.- NoC Verification and Testing.- The Spidergon STNoC.- Middleware Memory Management in NoC.- On Designing 3-D Platforms.- The SYSMANTIC NoC Design and Prototyping Framework.- Part II: Suggested Projects.-  Projects on Network-on Chip.

Textul de pe ultima copertă

This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect.  It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools.  Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliabilty.  Case studies are used to illuminate new design methodologies. 
·         Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect;
·         Enables readers to exploit parallelism in processor architecture, with interconnect design that is efficient in terms of energy and performance;
·         Covers topics not available in other books, such as NoC and distributed memory organization, dynamic memory management and abstract data type support in many-core platforms, and distributed hierarchical power management.

Caracteristici

Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect Enables readers to exploit parallelism in processor architecture, with interconnect design that is efficient in terms of energy and performance Covers topics not available in other books, such as NoC and distributed memory organization, dynamic memory management and abstract data type support in many-core platforms, and distributed hierarchical power management