Cantitate/Preț
Produs
Total produse
Vezi coșul
Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach de Nikolaos Voros

Dynamic System Reconfiguration in Heterogeneous Platforms: The MORPHEUS Approach: Lecture Notes in Electrical Engineering, cartea 40

Editat de Nikolaos Voros, Alberto Rosti, Michael Hübner
en Limba Engleză Paperback – 28 oct 2010
Dynamic System Reconfiguration in Heterogeneous Platforms defines the MORPHEUS platform that can join the performance density advantage of reconfigurable technologies and the easy control capabilities of general purpose processors. It consists of a System-on-Chip made of a scalable system infrastructure hosting heterogeneous reconfigurable accelerators, providing dynamic reconfiguration capabilities and data-stream management capabilities.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 92584 lei  43-57 zile
  SPRINGER NETHERLANDS – 28 oct 2010 92584 lei  43-57 zile
Hardback (1) 93171 lei  43-57 zile
  SPRINGER NETHERLANDS – 8 iun 2009 93171 lei  43-57 zile

Din seria Lecture Notes in Electrical Engineering

Preț: 92584 lei

Preț vechi: 112908 lei
-18% Nou

Puncte Express: 1389
Preț estimativ în valută:
17719€ • 18405$ • 14718£

Carte tipărită la comandă

Livrare economică 03-17 februarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9789048185009
ISBN-10: 9048185009
Pagini: 304
Ilustrații: XXIV, 280 p.
Dimensiuni: 155 x 235 x 16 mm
Greutate: 0.43 kg
Ediția:Softcover reprint of hardcover 1st ed. 2009
Editura: SPRINGER NETHERLANDS
Colecția Springer
Seria Lecture Notes in Electrical Engineering

Locul publicării:Dordrecht, Netherlands

Public țintă

Research

Cuprins

to MORPHEUS.- State of the Art.- The MORPHEUS Architecture.- MORPHEUS Architecture Overview.- Flexeos Embedded FPGA Solution.- The Dream Digital Signal Processor.- XPP-III.- The Hardware Services.- The MORPHEUS Data Communication and Storage Infrastructure.- The Integrated Tool Chain.- Overall MORPHEUS Toolset Flow.- The Molen Organisation and Programming Paradigm.- Control of Dynamic Reconfiguration.- Specification Tools for Spatial Design.- Spatial Design.- The Applications.- Real-Time Digital Film Processing.- Ethernet Based In-Service Reconfiguration of SoCs in Telecommunication Networks.- Homeland Security – Image Processing for Intelligent Cameras.- PHY-Layer of 802.16 Mobile Wireless on a Hardware Accelerated SoC.- Concluding Section.- Conclusions.- Training.- Dissemination of MORPHEUS Results.- Exploitation from the MORPHEUS Project.- Project Management.

Textul de pe ultima copertă

Dynamic System Reconfiguration in Heterogeneous Platforms defines the MORPHEUS platform that can join the performance density advantage of reconfigurable technologies and the easy control capabilities of general purpose processors. It consists of a System-on-Chip made of a scalable system infrastructure hosting heterogeneous reconfigurable accelerators, providing dynamic reconfiguration capabilities and data-stream management capabilities.
Moreover a toolset which offers a software-oriented approach for implementing data intensive applications on the chip is presented. The toolset provides application design process based on high level programming languages as much as possible.
Various applications from differnt domains have been selected to drive the development of the project in assessing the MORPHEUS concept about its computing performance, utilization flexibility and productivity.
The emerging IEEE 802.16j standard for Mobile Broadband Wireless Access systems is the base for a first type of applications. The second application is in the area of telecommunication networks which requires data rates up to 40 Gbit/s per single line. A third application is about huge digital postprocessing of the films captured by digital camera or film scanners in resolutions up to 4K. The fourth application is about image processing for intelligent cameras. 

Caracteristici

Fine/coarse-grain architectural elements connected by a network on chip Software-like design tool flow for dynamically reconfigurable platform Full set of industrial applications Unique development to true silicon