Cantitate/Preț
Produs

Fault-Tolerant Computing Systems: Tests, Diagnosis, Fault Treatment 5th International GI/ITG/GMA Conference Nürnberg, September 25–27, 1991 Proceedings: Informatik-Fachberichte, cartea 283

Editat de Mario Dal Cin, Wolfgang Hohl
en Limba Engleză Paperback – 11 sep 1991

Din seria Informatik-Fachberichte

Preț: 64226 lei

Preț vechi: 80283 lei
-20% Nou

Puncte Express: 963

Preț estimativ în valută:
12293 12896$ 10197£

Carte tipărită la comandă

Livrare economică 29 ianuarie-12 februarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783540545453
ISBN-10: 354054545X
Pagini: 440
Ilustrații: XII, 425 p. 37 illus.
Dimensiuni: 170 x 242 x 23 mm
Greutate: 0.69 kg
Ediția:Softcover reprint of the original 1st ed. 1991
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Informatik-Fachberichte

Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Research

Cuprins

Keynote Address.- Responsive Systems: A Marriage Between Real Time and Fault Tolerance.- Reconfiguration and Recovery.- Self-Diagnosis, Reconfiguration and Recovery in the Dynamical Reconfigurable Multiprocessor System DAMP.- Efficient Recovery of Statically Redundant Systems.- Implementations and Extensions of the Conversation Concept.- System Level Diagnosis.- Concurrent Error Detection Using Watchdog Processors in the Multiprocessor System MEMSY.- SEEDS: Simulation Environment for Dynamic Evaluation of Diagnostic Strategies.- An Expert System Shell for the Diagnosis of Parallel Computers.- Voting and Agreement.- Adaptive Fault Tolerance in Multi-Computer Systems Using Data Compaction and Two-Level Voting.- The Electoral District Strategy for Replicated Data in Distributed Systems.- Adaptive Byzantine Agreement in O(t) Phases.- Testing.- Scan Technology at Work.- Emulation of Scan Paths in Sequential Circuit Synthesis.- Testing of Fault-Tolerant Hardware.- Fault-Tolerant Circuits.- Coding Redundancy for Combinational Switching Circuits.- Optimal Error Detection Circuits for Sequential Circuits with Observable States.- Efficient Encoding/Decoding Circuitry for Systematic Unidirectional Error-Detecting Codes.- Array Testing.- Acceleration of RAM-Tests with Associative Pattern Recognition Methods.- Truth Table Verification for One-Dimensional CMOS ILA’s.- Modelling.- On Modeling and Analysis of Latency Problem in Fault-Tolerant Systems.- Fixed Point Iteration in Availability Modeling.- Resource Allocation for Distributed Systems with Fault Tolerant Nodes.- Performability Evaluation of a Fault-Tolerant Multiprocessor Architecture Using Stochastic Petri Nets.- Applied Fault Tolerance.- Special Features of a Computer-Based German Reactor Protection System.- Fault-TolerantProcess Interface with Programmable Controllers.- A Simulation-Based Study of a Triple Modular Redundant System Using DEPEND.- Fault-Tolerant Arrays and Systems.- A Reconfigurable Instruction Systolic Array.- A New Approach for Designing Fault-Tolerant Array Processors.- A Performable BSM Architecture.- Interconnection Networks.- The Interlocking Bus Network for Fault-Tolerant Processor Arrays.- A Fault Tolerant Interconnection Network for Memory-Coupled Multiprocessor Systems.- Star Type Networks with Fault Tolerance.- Fault-Tolerant Software.- A Classification of Software Diversity Degrees Induced by an Analysis of Fault Types to Be Tolerated.- Optimal Design of Checks for Error Detection and Location in Fault Tolerant Multiprocessor Systems.- Testing Fault-Tolerant Protocols by Heuristic Fault Injection.- Appendix: Industrial Presentation.- A Practical Approach for a Fault-Tolerant Massively Parallel Computer.- List of Authors.