Cantitate/Preț
Produs

Finite State Machine Logic Synthesis for Complex Programmable Logic Devices: Lecture Notes in Electrical Engineering, cartea 231

Autor Robert Czerwinski, Dariusz Kania
en Limba Engleză Hardback – 12 ian 2013
This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block. The answer is ... in the book.
Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures.

Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 55157 lei  39-44 zile
  Springer Berlin, Heidelberg – 25 iun 2015 55157 lei  39-44 zile
Hardback (1) 56228 lei  39-44 zile
  Springer Berlin, Heidelberg – 12 ian 2013 56228 lei  39-44 zile

Din seria Lecture Notes in Electrical Engineering

Preț: 56228 lei

Preț vechi: 70285 lei
-20% Nou

Puncte Express: 843

Preț estimativ în valută:
10763 11572$ 8972£

Carte tipărită la comandă

Livrare economică 16-21 decembrie

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783642361654
ISBN-10: 364236165X
Pagini: 188
Ilustrații: XV, 172 p.
Dimensiuni: 155 x 235 x 16 mm
Greutate: 0.45 kg
Ediția:2013
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Electrical Engineering

Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Research

Cuprins

Introduction.- Definitions and Basic Properties.- Synthesis of FSMs.- State Assignment Algorithms.- Theoretical Background of Technology-Dependent Optimization.- The Algorithm of Area Optimization Based on Graphs of Outputs.- Conclusions.- Output File Format.- Conclusion.

Textul de pe ultima copertă

This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block. The answer is ... in the book.
Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures.


Caracteristici

Devoted to logic synthesis and optimization for Complex Programmable Logic Devices Presents logic synthesis and optimization methods dedicated for Programmable Array Logic –based structures Written by leading experts in the field