Formal Verification of Floating-Point Hardware Design: A Mathematical Approach
Autor David M. Russinoff Cuvânt înainte de J Strother Mooreen Limba Engleză Paperback – 25 ian 2019
The book consists of five parts, the first two of which present a rigorous exposition of the general theory based on the first principles of arithmetic. Part I covers bit vectors and the bit manipulation primitives, integer and fixed-point encodings, and bit-wise logical operations. Part II addresses the properties of floating-point numbers, the formats in which they are encoded as bit vectors, and the various modes of floating-point rounding. In Part III, the theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, Part IV contains high-level specifications of correctness of the basic arithmetic instructions of several major industry-standard floating-point architectures, including all details pertaining to the handling of exceptional conditions. Part V illustrates the methodology, applying the preceding theory to the comprehensive verification of a state-of-the-art commercial floating-point unit.
All of these results have been formalized in the logic of the ACL2 theorem prover and mechanically checked to ensure their correctness. They are presented here, however, in simple conventional mathematical notation. The book presupposes no familiarity with ACL2, logic design, or any mathematics beyond basic high school algebra. It will be of interest to verification engineers as well as arithmetic circuit designers who appreciate the value of a rigorous approach to their art, and is suitable as a graduate text in computer arithmetic.
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (2) | 589.33 lei 6-8 săpt. | |
Springer International Publishing – 25 ian 2019 | 589.33 lei 6-8 săpt. | |
Springer International Publishing – 5 mar 2023 | 710.81 lei 6-8 săpt. | |
Hardback (1) | 1001.86 lei 6-8 săpt. | |
Springer International Publishing – 4 mar 2022 | 1001.86 lei 6-8 săpt. |
Preț: 589.33 lei
Preț vechi: 693.34 lei
-15% Nou
Puncte Express: 884
Preț estimativ în valută:
112.79€ • 116.85$ • 94.12£
112.79€ • 116.85$ • 94.12£
Carte tipărită la comandă
Livrare economică 21 martie-04 aprilie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783030070489
ISBN-10: 3030070484
Pagini: 382
Ilustrații: XXIV, 382 p. 32 illus.
Dimensiuni: 155 x 235 mm
Greutate: 0.57 kg
Ediția:Softcover reprint of the original 1st ed. 2019
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland
ISBN-10: 3030070484
Pagini: 382
Ilustrații: XXIV, 382 p. 32 illus.
Dimensiuni: 155 x 235 mm
Greutate: 0.57 kg
Ediția:Softcover reprint of the original 1st ed. 2019
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland
Cuprins
1 Basic Arithmetic Functions.- 2 Bit Vectors.- 3 Logical Operations.- 4 Floating-Point Numbers.- 5 Floating-Point Formats.- 6 Rounding.- 7 IEEE-Compliant Square Root.- 8 Addition.- 9 Multiplication.- 10 SRT Division and Square Root.- 11 FMA-Based Division.- 12 SSE Floating-Point Instructions.- 13 x87 Instructions.- 14 Arm Floating-Point Instructions.- 15 The Modeling Language.- 16 Double-Precision Multiplication.- 17 Double-Precision Addition and FMA.- 18 Multi-Precision Radix-4 SRT Division.- 19 Multi-Precision Radix-4 SRT Square Root.
Notă biografică
David M. Russinoff is Principal Engineer at Arm Holdings. He holds a bachelor's degree from the Massachusetts Institute of Technology and a doctorate from New York University, both in mathematics, and a master's in computer sciences from the University of Texas at Austin. He has spent twenty-five years developing mathematical methods of hardware verification, with an emphasis on interactive theorem proving, and applying them in the analysis of commercial designs, especially arithmetic circuits.
Caracteristici
A unified mathematical theory of register-transfer logic and computer arithmetic Analysis of a collection of algorithms and optimization techniques commonly used in commercial implementations Comprehensive behavioral specifications of the elementary arithmetic instructions of a variety of industry-standard architectures A verification methodology combining interactive theorem proving with sequential logic equivalence checking Illustrated through the formal verification of a state-of-the-art commercial floating-point unit
Textul de pe ultima copertă
This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design, Second Edition advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations.
As a basis for the formal verification of such implementations, high-level specifications of the basic arithmetic instructions of several major industry-standard floating-point architectures are presented, including all details pertaining to the handling of exceptional conditions. The methodology is illustrated in the comprehensive verification of a variety of state-of-the-art commercial floating-point designs developed by Arm Holdings.
This revised edition reflects the evolving microarchitectures and increasing sophistication of Arm processors, and the variation in the design goals of execution speed, hardware area requirements, and power consumption. Many new results have been added to Parts I—III (Register-Transfer Logic, Floating-Point Arithmetic, and Implementation of Elementary Operations), extending the theory and describing new techniques. These were derived as required in the verification of the new RTL designs described in Part V.
This revised edition reflects the evolving microarchitectures and increasing sophistication of Arm processors, and the variation in the design goals of execution speed, hardware area requirements, and power consumption. Many new results have been added to Parts I—III (Register-Transfer Logic, Floating-Point Arithmetic, and Implementation of Elementary Operations), extending the theory and describing new techniques. These were derived as required in the verification of the new RTL designs described in Part V.