Cantitate/Preț
Produs

Generating Hardware Assertion Checkers: For Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring

Autor Marc Boulé, Zeljko Zilic
en Limba Engleză Paperback – 19 oct 2010
Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity.
This is the first book that presents an “under-the-hood” view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 62222 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 19 oct 2010 62222 lei  6-8 săpt.
Hardback (1) 62824 lei  6-8 săpt.
  SPRINGER NETHERLANDS – 3 iul 2008 62824 lei  6-8 săpt.

Preț: 62222 lei

Preț vechi: 73202 lei
-15% Nou

Puncte Express: 933

Preț estimativ în valută:
11909 12412$ 9914£

Carte tipărită la comandă

Livrare economică 04-18 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9789048179220
ISBN-10: 904817922X
Pagini: 300
Ilustrații: XX, 280 p.
Dimensiuni: 155 x 235 x 16 mm
Greutate: 0.42 kg
Ediția:Softcover reprint of hardcover 1st ed. 2008
Editura: SPRINGER NETHERLANDS
Colecția Springer
Locul publicării:Dordrecht, Netherlands

Public țintă

Research

Cuprins

Assertions and the Verification Landscape.- Basic Techniques Behind Assertion Checkers.- PSL and SVA Assertion Languages.- Automata for Assertion Checkers.- Construction of PSL Assertion Checkers.- Enhanced Features and Uses of PSL Checkers.- Evaluating and Verifying PSL Assertion Checkers.- Checkers for SystemVerilog Assertions.- Conclusions and Future Work.

Textul de pe ultima copertă

Assertion-based design is a powerful new paradigm that is facilitating quality improvement in electronic design. Assertions are statements used to describe properties of the design (I.e., design intent), that can be included to actively check correctness throughout the design cycle and even the lifecycle of the product. With the appearance of two new languages, PSL and SVA, assertions have already started to improve verification quality and productivity.
This is the first book that presents an “under-the-hood” view of generating assertion checkers, and as such provides a unique and consistent perspective on employing assertions in major areas, such as: specification, verification, debugging, on-line monitoring and design quality improvement.
The PSL and SVA languages are treated in a unified way, thereby facilitating better learning and usage of the modern assertion languages, with a focus on obtaining the highest performance from assertion checkers.
The obtained checkers are thoroughly benchmarked and verified, while formal proofs using automated reasoning techniques are explained. Included are examples of practical circuits (PCI, AMBA, Wishbone-PIC, CPU Pipeline) and their assertion checker synthesis.

Caracteristici

Efficient synthesis of assertion checkers for the main assertion languages (PSL and SVA) Applications in verification, emulation, post-fabrication debugging, on-line monitoring, with a unique “under-the-hood” view A missing link between the literature on assertion languages and pre-made checker libraries Extensive benchmarks and verification of assertion checkers, with examples of real-world circuit checkers Comprehensive background on hardware assertion languages, temporal logic and finite automata