Introduction to SystemVerilog
Autor Ashok B. Mehtaen Limba Engleză Paperback – 8 iul 2022
This book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVerilog language. Readers will benefit from the step-by-step approach to learning the language and methodology nuances, which will enable them to design and verify complex ASIC/SoC and CPU chips. The author covers the entire spectrum of the language, including random constraints, SystemVerilog Assertions, Functional Coverage, Class, checkers, interfaces, and Data Types, among other features of the language. Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the complex task of multi-million gate ASIC designs.
- Provides comprehensive coverage of the entire IEEE standard SystemVerilog language;
- Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features;
- Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online;
- Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs.
The Language Reference Manual (LRM) is quite dense and difficult to use as a text for learning the language. This book explains semantics at a level of detail that is not possible in an LRM. This is the strength of the book. This will be an excellent book for novice users and as a handy reference for experienced programmers. Mark Glasser
Cerebras Systems
| Toate formatele și edițiile | Preț | Express |
|---|---|---|
| Paperback (1) | 463.52 lei 3-5 săpt. | +56.58 lei 7-13 zile |
| Springer International Publishing – 8 iul 2022 | 463.52 lei 3-5 săpt. | +56.58 lei 7-13 zile |
| Hardback (1) | 695.63 lei 38-44 zile | |
| Springer International Publishing – 7 iul 2021 | 695.63 lei 38-44 zile |
Preț: 463.52 lei
Preț vechi: 565.27 lei
-18% Nou
88.72€ • 92.47$ • 73.85£
Carte disponibilă
Livrare economică 14-28 decembrie
Livrare express 30 noiembrie-06 decembrie pentru 66.57 lei
Specificații
ISBN-10: 3030713210
Pagini: 852
Ilustrații: XXXV, 852 p. 156 illus., 148 illus. in color.
Dimensiuni: 155 x 235 x 62 mm
Greutate: 1.45 kg
Ediția:1st ed. 2021
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland
Cuprins
Introduction.- Data Types.- Arrays.- Queues.- Structures.- Packages.- Class.- SystemVerilog 'module'.- SystemVerilog 'program'.- Interfaces.- Operators.- Constrained Random Test Generation and Verification.- SystemVerilog Assertions.- Functional Coverage.- SystemVerilog Processes.- Procedural programming statements.- Processes.- Tasks and Functions.- Clocking Blocks.- Checkers.- Inter-process communication and synchronization.- Utility System tasks and functions.
Notă biografică
Ashok Mehta is an ASIC/CPU design and verification engineer with over 30 years of experience in the semiconductor industry. He has worked at companies such as DEC, Data General, Intel, Applied Micro and TSMC. He was an early member of the Verilog technical subcommittees. He is the holder of 19 US Patents in the field of ASIC and 3DIC design and verification. He is also the author of two popular books, one on "SystemVerilog Assertions and Functional Coverage" and second on "ASIC Functional Design Verification – A guide to technologies and methodologies". His current interest include 3DIC semiconductor design verification, System Level Modeling (Virtual Platform) and verification methodologies in general.
Textul de pe ultima copertă
This book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVerilog language. Readers will benefit from the step-by-step approach to learning the language and methodology nuances, which will enable them to design and verify complex ASIC/SoC and CPU chips. The author covers the entire spectrum of the language, including random constraints, SystemVerilog Assertions, Functional Coverage, Class, checkers, interfaces, and Data Types, among other features of the language. Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the complex task of multi-million gate ASIC designs.
- Provides comprehensive coverage of the entire IEEE standard SystemVerilog language;
- Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features;
- Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online;
- Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs.
The Language Reference Manual (LRM) is quite dense and difficult to use as a text for learning the language. This book explains semantics at a level of detail that is not possible in an LRM. This is the strength of the book. This will be an excellent book for novice users and as a handy reference for experienced programmers. Mark Glasser
Cerebras Systems
Caracteristici
Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features
Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online
Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs