Cantitate/Preț
Produs
Total produse
Vezi coșul
Logic Synthesis and SOC Prototyping: RTL Design using VHDL de Vaibbhav Taraate

Logic Synthesis and SOC Prototyping: RTL Design using VHDL

Autor Vaibbhav Taraate
en Limba Engleză Hardback – 30 ian 2020
This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.

Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 47161 lei  38-45 zile
  Springer Nature Singapore – 30 ian 2021 47161 lei  38-45 zile
Hardback (1) 56068 lei  38-45 zile
  Springer Nature Singapore – 30 ian 2020 56068 lei  38-45 zile

Preț: 56068 lei

Preț vechi: 69220 lei
-19% Nou

Puncte Express: 841
Preț estimativ în valută:
10731€ • 11320$ • 8942£

Carte tipărită la comandă

Livrare economică 30 decembrie 24 - 06 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9789811513138
ISBN-10: 9811513139
Pagini: 251
Ilustrații: XIX, 251 p.
Dimensiuni: 155 x 235 mm
Ediția:1st ed. 2020
Editura: Springer Nature Singapore
Colecția Springer
Locul publicării:Singapore, Singapore

Cuprins

Introduction.- ASIC Design and SOC prototype.- Design using VHDL & Guidelines.- Design using VHDL & Guidelines.- Design and Verification Strategies.- VHDL Design and RTL Tweaks.- ASIC Synthesis and Design Constraints.- Design optimization.- Design optimization.- FPGA for SOC Prototype.- Prototype using Single and Multiple FPGA.  

Notă biografică

Vaibbhav Taraate is Entrepreneur and Mentor at “1 Rupee S T”. He holds a B.E. (Electronics) degree from Shivaji University, Kolhapur, in 1995 and secured a gold medal for standing first in all engineering branches. He has completed his M.Tech. (Aerospace Control and Guidance) in 1999 from IIT Bombay. He has over 15 years ofexperience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog and VHDL. He has worked with few multinational corporations as consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis/optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.

Textul de pe ultima copertă

This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book gives practical information on the issues in SOC and ASIC prototyping using modern high-density FPGAs. The book covers SOC performance improvement techniques, testing, and system-level verification. The book also describes the modern Xilinx FPGA architecture and their use in SOC prototyping. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design. The contents of this book will be of use to students, professionals, and hobbyists alike.

Caracteristici

Emphasises SOC architecture and micro-architecture design with case studies Consists of the practical scenarios and issues and helpful to graduate students and professionals Covers SOC Design, implementation using VHDL, Synthesis and timing analysis Covers key case studies in the generic form for processor, buses, interfaces, memory controllers, DSP and Video controllers