Cantitate/Preț
Produs
Total produse
Vezi coșul
Reconfigurable Computing: Architectures, Tools and Applications: 9th International Symposium, ARC 2013, Los Angeles, CA, USA, March 25-27, 2013, Proceedings de Philip Brisk

Reconfigurable Computing: Architectures, Tools and Applications: 9th International Symposium, ARC 2013, Los Angeles, CA, USA, March 25-27, 2013, Proceedings: Lecture Notes in Computer Science, cartea 7806

Editat de Philip Brisk, José Gabriel de Figueiredo Coutinho, Pedro Diniz
en Limba Engleză Paperback – 9 feb 2013
This book constitutes the thoroughly refereed conference proceedings of the 9th International Symposium on Reconfigurable Computing: Architectures, Tools and Applications, ARC 2013, held in Los Angeles, CA, USA, in March 2013. The 28 revised papers presented, consisting of 20 full papers and 11 poster papers were carefully selected from 41 submissions. The topics covered are applications, arithmetic, design optimization for FPGAs, architectures, place and routing.
Citește tot Restrânge

Din seria Lecture Notes in Computer Science

Preț: 30196 lei

Preț vechi: 37745 lei
-20% Nou

Puncte Express: 453
Preț estimativ în valută:
5779€ • 5956$ • 4879£

Carte tipărită la comandă

Livrare economică 04-18 martie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783642368110
ISBN-10: 3642368115
Pagini: 256
Ilustrații: XVI, 238 p. 104 illus.
Dimensiuni: 155 x 235 x 13 mm
Greutate: 0.36 kg
Ediția:2013
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seriile Lecture Notes in Computer Science, Theoretical Computer Science and General Issues

Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Professional/practitioner

Cuprins

Heterogeneous Reconfigurable System for Adaptive Particle Filters in Real-Time Applications.- Hardware Acceleration of Genetic Sequence Alignment.- An FPGA Acceleration for the Kd-tree Search in Photon Mapping.- SEU Resilience of DES, AES in SRAM-based FPGA.- An Architecture for IPv6 Lookup Using Parallel Index Generation Units.- Hardware Index to Set Partition Converter.- Teaching SoC Using Video Games to Improve Student Engagement.- Parameterized Design and Evaluation of Bandwidth Compressor for Floating-Point Data Streams in FPGA-based Custom Computing.- Hardware Acceleration of Matrix Multiplication Over Small Prime Finite Fields.- Flexible Design of a Modular Simultaneous Exponentiation Core for Embedded Platforms.- Architecture for Transparent Binary Acceleration of Loops with Memory Accesses.- Parametric Optimization of Reconfigurable Designs using Machine Learning.- Fast Template-based Heterogeneous MPSoC Synthesis on FPGA.- Hierarchical and Multiple Switching NoC with Floorplan based Adaptability.- Performance Analysis And Optimization of High Density Tree-Based 3D Multilevel FPGA.

Textul de pe ultima copertă

This book constitutes the thoroughly refereed conference proceedings of the 9th International Symposium on Reconfigurable Computing: Architectures, Tools and Applications, ARC 2013, held in Los Angeles, CA, USA, in March 2013. The 28 revised papers presented, consisting of 20 full papers and 11 poster papers were carefully selected from 41 submissions. The topics covered are applications, arithmetic, design optimization for FPGAs, architectures, place and routing.

Caracteristici

Fast conference proceedings State-of-the-art report Up to date results