Reconfigurable Computing: Architectures, Tools and Applications: 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17-19, 2010, Proceedings: Lecture Notes in Computer Science, cartea 5992
Editat de Phaophak Sirisuk, Fearghal Morgan, Tarek El-Ghazawi, Hideharu Amanoen Limba Engleză Paperback – 17 mar 2010
Din seria Lecture Notes in Computer Science
- 20% Preț: 1061.55 lei
- 20% Preț: 307.71 lei
- 20% Preț: 438.69 lei
- 20% Preț: 645.28 lei
- Preț: 410.88 lei
- 15% Preț: 580.46 lei
- 17% Preț: 427.22 lei
- 20% Preț: 596.46 lei
- Preț: 381.21 lei
- 20% Preț: 353.50 lei
- 20% Preț: 1414.79 lei
- 20% Preț: 309.90 lei
- 20% Preț: 583.40 lei
- 20% Preț: 1075.26 lei
- 20% Preț: 310.26 lei
- 20% Preț: 655.02 lei
- 20% Preț: 580.93 lei
- 20% Preț: 340.32 lei
- 15% Preț: 438.59 lei
- 20% Preț: 591.51 lei
- 20% Preț: 649.49 lei
- 20% Preț: 337.00 lei
- Preț: 449.57 lei
- 20% Preț: 607.39 lei
- 20% Preț: 1024.44 lei
- 20% Preț: 579.30 lei
- 20% Preț: 763.23 lei
- 20% Preț: 453.32 lei
- 20% Preț: 575.48 lei
- 20% Preț: 585.88 lei
- 20% Preț: 825.93 lei
- 20% Preț: 763.23 lei
- 17% Preț: 360.19 lei
- 20% Preț: 1183.14 lei
- 20% Preț: 340.32 lei
- 20% Preț: 504.57 lei
- 20% Preț: 369.12 lei
- 20% Preț: 583.40 lei
- 20% Preț: 343.62 lei
- 20% Preț: 350.21 lei
- 20% Preț: 764.89 lei
- 20% Preț: 583.40 lei
- Preț: 389.48 lei
- 20% Preț: 341.95 lei
- 20% Preț: 238.01 lei
- 20% Preț: 538.29 lei
Preț: 342.78 lei
Preț vechi: 428.48 lei
-20% Nou
Puncte Express: 514
Preț estimativ în valută:
65.60€ • 68.07$ • 54.83£
65.60€ • 68.07$ • 54.83£
Carte tipărită la comandă
Livrare economică 17-31 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783642121326
ISBN-10: 3642121322
Pagini: 464
Ilustrații: XIV, 450 p. 217 illus.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.7 kg
Ediția:2010
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seriile Lecture Notes in Computer Science, Theoretical Computer Science and General Issues
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3642121322
Pagini: 464
Ilustrații: XIV, 450 p. 217 illus.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.7 kg
Ediția:2010
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seriile Lecture Notes in Computer Science, Theoretical Computer Science and General Issues
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
Professional/practitionerCuprins
Keynotes (Abstracts).- High-Performance Energy-Efficient Reconfigurable Accelerators/Co-processors for Tera-Scale Multi-core Microprocessors.- Process Variability and Degradation: New Frontier for Reconfigurable.- Towards Analytical Methods for FPGA Architecture Investigation.- Session 1: Architectures 1.- Generic Systolic Array for Run-Time Scalable Cores.- Virtualization within a Parallel Array of Homogeneous Processing Units.- Feasibility Study of a Self-healing Hardware Platform.- Session 2: Applications 1.- Application-Specific Signatures for Transactional Memory in Soft Processors.- Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems.- Parametric Encryption Hardware Design.- A Reconfigurable Implementation of the Tate Pairing Computation over GF(2 m ).- Session 3: Architectures 2.- Application Specific FPGA Using Heterogeneous Logic Blocks.- Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip.- A Dedicated Reconfigurable Architecture for Finite State Machines.- MEMS Dynamic Optically Reconfigurable Gate Array Usable under a Space Radiation Environment.- Session 4: Applications 2.- An FPGA Accelerator for Hash Tree Generation in the Merkle Signature Scheme.- A Fused Hybrid Floating-Point and Fixed-Point Dot-Product for FPGAs.- Optimising Memory Bandwidth Use for Matrix-Vector Multiplication in Iterative Methods.- Design of a Financial Application Driven Multivariate Gaussian Random Number Generator for an FPGA.- Session 5: Design Tools 1.- 3D Compaction: A Novel Blocking-Aware Algorithm for Online Hardware Task Scheduling and Placement on 2D Partially Reconfigurable Devices.- TROUTE: A Reconfigurability-Aware FPGA Router.- Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing.- Routing-Aware Application Mapping Considering Steiner Points for Coarse-Grained Reconfigurable Architecture.- Session 6: Design Tools 2.- Design Automation for Reconfigurable Interconnection Networks.- A Framework for Enabling Fault Tolerance in Reconfigurable Architectures.- QUAD – A Memory Access Pattern Analyser.- Hierarchical Loop Partitioning for Rapid Generation of Runtime Configurations.- Session 7: Applications 3.- Reconfigurable Computing and Task Scheduling for Active Storage Service Processing.- A Reconfigurable Disparity Engine for Stereovision in Advanced Driver Assistance Systems.- A Modified Merging Approach for Datapath Configuration Time Reduction.- Posters.- Reconfigurable Computing Education in Computer Science.- Hardware Implementation of the Orbital Function for Quantum Chemistry Calculations.- Reconfigurable Polyphase Filter Bank Architecture for Spectrum Sensing.- Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures.- A GMM-Based Speaker Identification System on FPGA.- An FPGA-Based Real-Time Event Sampler.- A Performance Evaluation of CUBE: One-Dimensional 512 FPGA Cluster.- An Analysis of Delay Based PUF Implementations on FPGA.- Comparison of Bit Serial Computation with Bit Parallel Computation for Reconfigurable Processor.- FPGA Implementation of QR Decomposition Using MGS Algorithm.- Memory-Centric Communication Architecture for Reconfigurable Computing.- Integrated Design Environment for Reconfigurable HPC.- Architecture-Aware Custom Instruction Generation for Reconfigurable Processors.- Cost and Performance Evaluation of a Noise Filter for Partitioning in Co-design Methodologies.- Towards a Tighter Integration of Generated and Custom-Made Hardware.- Pipelined Microprocessors Optimization andDebugging.
Caracteristici
Fast track conference proceedings State of the art paper on reconfigurable computing (RC) Up to date research