Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
Autor Andreas Wieferink, Heinrich Meyr, Rainer Leupersen Limba Engleză Paperback – 19 oct 2010
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 616.51 lei 6-8 săpt. | |
SPRINGER NETHERLANDS – 19 oct 2010 | 616.51 lei 6-8 săpt. | |
Hardback (1) | 622.52 lei 6-8 săpt. | |
SPRINGER NETHERLANDS – 15 iul 2008 | 622.52 lei 6-8 săpt. |
Preț: 616.51 lei
Preț vechi: 725.30 lei
-15% Nou
Puncte Express: 925
Preț estimativ în valută:
117.100€ • 122.98$ • 98.23£
117.100€ • 122.98$ • 98.23£
Carte tipărită la comandă
Livrare economică 04-18 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9789048179169
ISBN-10: 9048179165
Pagini: 176
Ilustrații: XIV, 162 p.
Dimensiuni: 155 x 235 x 9 mm
Greutate: 0.26 kg
Ediția:Softcover reprint of hardcover 1st ed. 2008
Editura: SPRINGER NETHERLANDS
Colecția Springer
Locul publicării:Dordrecht, Netherlands
ISBN-10: 9048179165
Pagini: 176
Ilustrații: XIV, 162 p.
Dimensiuni: 155 x 235 x 9 mm
Greutate: 0.26 kg
Ediția:Softcover reprint of hardcover 1st ed. 2008
Editura: SPRINGER NETHERLANDS
Colecția Springer
Locul publicării:Dordrecht, Netherlands
Public țintă
ResearchCuprins
SOC Design Methodologies.- Communication Modeling.- Processor Modeling.- Processor System Integration.- Successive Top-Down Refinement Flow.- Automatic Retargetability.- Debugging and Profiling.- Case Study.- Summary.
Notă biografică
Both Prof. Heinrich Meyr and Prof. Rainer Leupers have (co-)authored numerous books for Springer
Textul de pe ultima copertă
The ever increasing complexity of modern electronic devices together with the continually shrinking time-to-market and product lifetimes pose enormous chip design challenges to meet flexibility, performance and energy efficiency constraints. As a consequence, the current trend is towards programmable platforms (Multi-Processor System-on-Chip Platforms, MP-SoC), which are tailored to the respective target application. In the usual case, a new platform is designed by selecting and assembling standard platform elements.
However, best results can only be achieved if the processor cores and the communication modules themselves are also optimized for the target application. Effective exploration is only possible if accurate module simulators are generated automatically based on abstract specifications. As a matter of fact, CoWare’s BusCompiler allows generating accurate simulators for communication modules, and modeling languages such as LISA enable the same for processor cores.
In Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, such originally independent approaches are combined in order to enable the development of highly optimized programmable platforms.
The first chapters of this book summarize the state of the art in all three involved fields separately: general system level design, communication modeling, and processor modeling. The main chapters then present a methodology and the associated tooling for enabling design space exploration as well as a successive refinement flow for the design of optimized MP-SoCs with a high degree of automation.
However, best results can only be achieved if the processor cores and the communication modules themselves are also optimized for the target application. Effective exploration is only possible if accurate module simulators are generated automatically based on abstract specifications. As a matter of fact, CoWare’s BusCompiler allows generating accurate simulators for communication modules, and modeling languages such as LISA enable the same for processor cores.
In Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms, such originally independent approaches are combined in order to enable the development of highly optimized programmable platforms.
The first chapters of this book summarize the state of the art in all three involved fields separately: general system level design, communication modeling, and processor modeling. The main chapters then present a methodology and the associated tooling for enabling design space exploration as well as a successive refinement flow for the design of optimized MP-SoCs with a high degree of automation.
Caracteristici
New methodology with potential for obtaining best results in MP-SoC design Most detailed book about retargetable processor system integration Separate, elaborated introduction into state of the art for all 3 involved fields