Cantitate/Preț
Produs
Total produse
Vezi coșul
Scalable Multi-core Architectures: Design Methodologies and Tools de Dimitrios Soudris

Scalable Multi-core Architectures: Design Methodologies and Tools

Editat de Dimitrios Soudris, Axel Jantsch
en Limba Engleză Hardback – 15 oct 2011
As Moore’s law continues to unfold, two important trends have recently emerged. First, the growth of chip capacity is translated into a corresponding increase of number of cores. Second, the parallelization of the computation and 3D integration technologies lead to distributed memory architectures.This book describes recent research that addresses urgent challenges in many-core architectures and application mapping. It addresses the architectural design of many core chips, memory and data management, power management, design and programming methodologies. It also describes how new techniques have been applied in various industrial case studies.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 58210 lei  38-44 zile
  Springer – 24 noi 2014 58210 lei  38-44 zile
Hardback (1) 64384 lei  43-57 zile
  Springer – 15 oct 2011 64384 lei  43-57 zile

Preț: 64384 lei

Preț vechi: 75746 lei
-15% Nou

Puncte Express: 966
Preț estimativ în valută:
12320€ • 12897$ • 10194£

Carte tipărită la comandă

Livrare economică 07-21 aprilie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781441967770
ISBN-10: 144196777X
Pagini: 240
Ilustrații: XIV, 223 p.
Dimensiuni: 155 x 235 x 20 mm
Greutate: 0.51 kg
Ediția:2012
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Part I: HS/SW/ Building Blocks: Architecture, Methods, and Techniques.- 1. Memory Architecture and Management in an NoC Platform.- 2. Application-Specific Multi-Threaded Dynamic Memory Management.- 3. Power Management Architecture in McNoC.- 4. ASIP Exploration and Design.- Part II: System-level Exploration.- 5. System Exploration.- 6. MPA: Parallelization Made Easy.- Part III: Industrial Applications.- 7. MPSoC Architecture Performance Analysis for Agile SDR Radio Applications.- 8. Application of the MOSART Flow on the WiMAX (802.16e) PHY.

Recenzii

From the reviews:
“This book presents to the general public the most important results from the Mapping Optimization for Scalable Multi-core Architecture (MOSART) research project, which was carried out between 2008 and 2010 (three years). It is quite brief and organized into three parts. … this book is well organized and balanced. Each chapter is self-explanatory and can be studied separately. The book as a whole is a good demonstration of engineering. It deserves to be recommended to professionals and research students in the area.” (D. Grigoras, ACM Computing Reviews, June, 2012)

Textul de pe ultima copertă

As Moore’s law continues to unfold, two important trends have recently emerged. First, the growth of chip capacity is translated into a corresponding increase of number of cores. Second, the parallalization of the computation and 3D integration technologies lead to distributed memory architectures.
This book provides a current snapshot of industrial and academic research, conducted as part of the European FP7 MOSART project, addressing urgent challenges in many-core architectures and application mapping.  It addresses the architectural design of many core chips, memory and data management, power management, design and programming methodologies. It also describes how new techniques have been applied in various industrial case studies.
  • Describes trends towards distributed memory architectures and distributed power management;
  • Integrates Network on Chip with distributed, shared memory architectures;
  • Demonstrates novel design methodologies and frameworks for multi-core design space exploration;
  • Shows how midlleware services (dynamic data management) can be integrated into and support by the platform.
 
 

Caracteristici

Describes trends towards distributed memory architectures and distributed power management Integrates Network on Chip with distributed, shared memory architectures Demonstrates novel design methodologies and frameworks for multi-core design space exploration Shows how midlleware services (dynamic data management) can be integrated into and support by the platform Includes supplementary material: sn.pub/extras