Soft Error Mechanisms, Modeling and Mitigation
Autor Selahattin Sayilen Limba Engleză Hardback – 4 mar 2016
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 367.20 lei 43-57 zile | |
Springer International Publishing – 15 iun 2018 | 367.20 lei 43-57 zile | |
Hardback (1) | 374.28 lei 43-57 zile | |
Springer International Publishing – 4 mar 2016 | 374.28 lei 43-57 zile |
Preț: 374.28 lei
Nou
Puncte Express: 561
Preț estimativ în valută:
71.64€ • 74.66$ • 59.63£
71.64€ • 74.66$ • 59.63£
Carte tipărită la comandă
Livrare economică 06-20 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783319306063
ISBN-10: 3319306065
Pagini: 105
Ilustrații: XI, 105 p. 81 illus., 35 illus. in color.
Dimensiuni: 155 x 235 x 8 mm
Greutate: 0.35 kg
Ediția:1st ed. 2016
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland
ISBN-10: 3319306065
Pagini: 105
Ilustrații: XI, 105 p. 81 illus., 35 illus. in color.
Dimensiuni: 155 x 235 x 8 mm
Greutate: 0.35 kg
Ediția:1st ed. 2016
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland
Cuprins
Introduction.- Mitigation of Single Event Effects.- Transmission Gate (TG) Based Soft Error Mitigation Methods.- Single Event Soft Error Mechanisms.- Modeling Single Event Crosstalk Noise in Nanometer Technologies.- Modeling of Single Event Coupling Delay and Speedup Effects.- Single Event Upset Hardening of Interconnects.- Soft-Error Aware Power Optimization.- Dynamic Threshold Technique for Soft Error and Soft Delay Mitigation.
Recenzii
“Book gives wide perspectives on the technical insights of fundamentals of sources and mitigation strategies of soft error rates in semiconductor memory devices … . a valuable addition to a scientific library, as well as served as good introduction for memory reliability engineers or specialists and industrials involved in the field of memory device reliability. This book is highly recommended for people who desire a better understanding of the theory and practice of SER and technical considerations in SER mitigations.” (Chong Leong Gan, Microelectronics Reliability, Vol. 74 (81), 2017)
Notă biografică
Dr. Selahattin Sayil is an Associate Professor in the Philip M. Drayer Department of Electrical Engineering at Lamar University. His research focuses on Radiation effects modeling and hardening at the circuit level, Reliability analysis of low power designs, and Interconnect modeling and noise prediction.
Textul de pe ultima copertă
This book introduces readers to various radiation soft-error mechanisms such as soft delays, radiation induced clock jitter and pulses, and single event (SE) coupling induced effects. In addition to discussing various radiation hardening techniques for combinational logic, the author also describes new mitigation strategies targeting commercial designs. Coverage includes novel soft error mitigation techniques such as the Dynamic Threshold Technique and Soft Error Filtering based on Transmission gate with varied gate and body bias. The discussion also includes modeling of SE crosstalk noise, delay and speed-up effects. Various mitigation strategies to eliminate SE coupling effects are also introduced. Coverage also includes the reliability of low power energy-efficient designs and the impact of leakage power consumption optimizations on soft error robustness. The author presents an analysis of various power optimization techniques, enabling readers to make design choices that reduce static power consumption and improve soft error reliability at the same time.
Caracteristici
Introduces readers to various radiation soft-error mechanisms such as soft delays, radiation induced jitter and race, single event coupling noise, delay and speed-up effects and then compares coupling induced noise and delay effects to single event transients and soft delays Presents closed form expressions for single event crosstalk noise, delay and speed-up effects Includes a reliability analysis of low power energy-efficient designs so that reader can make clever design choices that reduce static power consumption and improve soft error reliability