Cantitate/Preț
Produs
Total produse
Vezi coșul
Testing of Interposer-Based 2.5D Integrated Circuits de Ran Wang

Testing of Interposer-Based 2.5D Integrated Circuits

Autor Ran Wang, Krishnendu Chakrabarty
en Limba Engleză Hardback – 29 mar 2017
This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits.  The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer, at-speed interconnect testing, built-in self-test architecture, extest scheduling, and a programmable method for low-power scan shift in SoC dies.  This book covers many testing techniques that have already been used in mainstream semiconductor companies. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 2.5D ICs a reality and commercially viable.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 66592 lei  6-8 săpt.
  Springer International Publishing – 9 mai 2018 66592 lei  6-8 săpt.
Hardback (1) 61744 lei  6-8 săpt.
  Springer International Publishing – 29 mar 2017 61744 lei  6-8 săpt.

Preț: 61744 lei

Preț vechi: 72640 lei
-15% Nou

Puncte Express: 926
Preț estimativ în valută:
11817€ • 12466$ • 9848£

Carte tipărită la comandă

Livrare economică 02-16 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783319547138
ISBN-10: 3319547135
Pagini: 184
Ilustrații: XIV, 182 p. 118 illus., 102 illus. in color.
Dimensiuni: 155 x 235 x 13 mm
Greutate: 0.45 kg
Ediția:1st ed. 2017
Editura: Springer International Publishing
Colecția Springer
Locul publicării:Cham, Switzerland

Cuprins

Introduction.- Pre-Bond Testing of the Silicon Interposer.- Post-Bond Scan-based Testing of Interposer Interconnects.- Test Architecture and Test-Path Scheduling.- Built-In Self-Test.- ExTest Scheduling and Optimization.- A Programmable Method for Low-Power Scan Shift in SoC Dies.- Conclusions.-

Notă biografică

Ran Wang is a Senior DFT Engineer at NVIDIA in Santa Clara, CA. Dr. Wang received the B. Sci. degree from Zhejiang University, Hangzhou, China, in 2012, and the M.S.E and Ph.D degree from the Department of Electrical and Computer Engineering, Duke University in 2014 and 2016. His current research interests include testing and design-for-testability of 2.5D ICs and 3D ICs.
Krishnendu Chakrabarty is the William H. Younger Distinguished Professor of Engineering in the Department of Electrical and Computer Engineering at Duke University in Durham, NC.  He has been at Duke University since 1998. His current research is focused on: testing and design-for-testability of integrated circuits (especially 3D and multicore chips); digital microfluidics, biochips, and cyberphysical systems; optimization of digital print and production system infrastructure. His research projects in the recent past have also included chip cooling using digital microfluidics, wireless sensor networks, and real-time embedded systems. 

Prof. Chakrabarty received the B. Tech. degree from the Indian Institute of Technology, Kharagpur, India in 1990, and the M.S.E. and Ph.D. degrees from the University of Michigan, Ann Arbor in 1992 and 1995, respectively. He is a Fellow of ACM, a Fellow of IEEE, and a Golden Core Member of the IEEE Computer Society.
Prof. Chakrabarty is a recipient of the National Science Foundation CAREER award, the Office of Naval Research Young Investigator award, the Humboldt Research Award from the Alexander von Humboldt Foundation, Germany, the IEEE Transactions on CAD Donald O. Pederson Best Paper award, and 12 best paper awards at major conferences.  He is also a recipient of the IEEE Computer Society Technical Achievement Award and the Distinguished Alumnus Award from the Indian Institute of Technology, Kharagpur. He is a Research Ambassador of the University of Bremen (Germany) and a Hans Fischer Senior Fellow at the Institute for Advanced Study, Technical University of Munich, Germany. He has held Visiting Professor positions at University of Tokyo and the Nara Institute of Science and Technology (as an Invitational Fellow of the Japan Society for the Promotion of Science) in Japan, and Visiting Chair Professor positions at Tsinghua University (Beijing, China) and National Cheng Kung University (Tainan, Taiwan). 

Textul de pe ultima copertă

This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits.  The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer, at-speed interconnect testing, built-in self-test architecture, extest scheduling, and a programmable method for low-power scan shift in SoC dies.  This book covers many testing techniques that have already been used in mainstream semiconductor companies. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 2.5D ICs a reality and commercially viable.
  • Provides a single-source guide to the practical challenges in testing of 2.5D ICs;
  • Presents an efficient method to locate defects in a passive interposer before stacking;
  • Describes an efficient interconnect-test solution to target through-silicon vias (TSVs), the redistribution layer, and micro-bumps for shorts, opens, and delay faults;
  • Provides a built-in self-test (BIST) architecture that can be enabled by the standard TAP controller in the IEEE 1149.1 standard;
  • Discusses two ExTest scheduling strategies to implement interconnect testing between tiles inside an SoC die;
  • Includes a programmable method for shift-clock stagger assignment to reduce power supply noise during SoC die testing in 2.5D ICs.

Caracteristici

Provides a single-source guide to the practical challenges in testing of 2.5D ICs Presents an efficient method to locate defects in a passive interposer before stacking Describes an efficient interconnect-test solution to target through-silicon vias (TSVs), the redistribution layer, and micro-bumps for shorts, opens, and delay faults Provides a built-in self-test (BIST) architecture that can be enabled by the standard TAP controller in the IEEE 1149.1 standard Discusses two ExTest scheduling strategies to implement interconnect testing between tiles inside an SoC die Includes a programmable method for shift-clock stagger assignment to reduce power supply noise during SoC die testing in 2.5D ICs Includes supplementary material: sn.pub/extras