Cantitate/Preț
Produs

Thread and Data Mapping for Multicore Systems: Improving Communication and Memory Accesses: SpringerBriefs in Computer Science

Autor Eduardo H. M. Cruz, Matthias Diener, Philippe O. A. Navaux
en Limba Engleză Paperback – 14 iul 2018
This book presents a study on how thread and data mapping techniques can be used to improve the  performance of multi-core architectures.

It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures.

On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access.

Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.
Citește tot Restrânge

Din seria SpringerBriefs in Computer Science

Preț: 31455 lei

Preț vechi: 39318 lei
-20% Nou

Puncte Express: 472

Preț estimativ în valută:
6020 6253$ 5000£

Carte tipărită la comandă

Livrare economică 03-17 februarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783319910734
ISBN-10: 3319910736
Pagini: 53
Ilustrații: IX, 54 p. 34 illus.
Dimensiuni: 155 x 235 mm
Greutate: 0.1 kg
Ediția:1st ed. 2018
Editura: Springer International Publishing
Colecția Springer
Seria SpringerBriefs in Computer Science

Locul publicării:Cham, Switzerland

Cuprins

preface.- chapter 1: introduction.- chapter 2: Sharing-aware mapping and parallel architectures.- chapter 3: Sharing-aware mapping and parallel applications.- chapter 4: Sharing-Aware mapping methods.- chapter 5: Improving performance with Sharing-Aware mapping.- chapter 6: conclusion and research prospects.- index.

Notă biografică

Eduardo Henrique Molina da Cruz graduated, with honors, in Computer Science in the State University of Maringá (UEM) in 2009. He received his master's degree from the Postgraduate Program in Computing in the Informatics Institute of the Federal University of Rio Grande do Sul (UFRGS) in 2012. In 2016, he received his Ph.D., with honors, also by the Postgraduate Program in Computing at the Informatics Institute of the Federal University of Rio Grande do Sul (UFRGS). After the Ph.D., he worked as a postdoctoral researcher at the Federal University of Rio Grande do Sul (UFRGS). His research comprises the areas of computer architecture, operating systems and parallel and distributed processing. It focuses on optimizing the memory access in multicore and manycore architectures, as well as architectures with non-uniform access to memory (NUMA). Currently, he is a professor at Federal Institute of Parana (IFPR).
Matthias Diener received his PhD degree in Computer Science fromthe Federal University of Rio Grande do Sul (UFRGS) and the TU Berlin in 2015. He is currently a postdoctoral researcher at the University of Illinois at Urbana-Champaign. His work focuses on adapting parallel applications to the hardware they are running on, through improving data locality, load balancing, and support for heterogeneous systems. Philippe O. A. Navaux graduated in electronic engineering from UFRGS in 1970, and received the masters degree in applied physics from UFRGS in 1973 and the Ph.D. degree in computer science from INPG, France in 1979. He is a professor at UFRGS since 1973. He is the head of the Parallel and Distributed Processing Group at UFRGS and a consultant to various national and international funding agencies such as DoE (US), ANR (FR), CNPq, and CAPES (BR).

Caracteristici

This book presents a study on how thread and data mapping techniques can be used to improve the performance of multicore architectures This book analyses several state-of-the-art methods, identifying the benefits and drawbacks of each one of them