Cantitate/Preț
Produs

Verification and Validation in Systems Engineering: Assessing UML/SysML Design Models

Autor Mourad Debbabi, Fawzi Hassaïne, Yosr Jarraya, Andrei Soeanu, Luay Alawneh
en Limba Engleză Hardback – 18 noi 2010
At the dawn of the 21st century and the information age, communication and c- puting power are becoming ever increasingly available, virtually pervading almost every aspect of modern socio-economical interactions. Consequently, the potential for realizing a signi?cantly greater number of technology-mediated activities has emerged. Indeed, many of our modern activity ?elds are heavily dependant upon various underlying systems and software-intensive platforms. Such technologies are commonly used in everyday activities such as commuting, traf?c control and m- agement, mobile computing, navigation, mobile communication. Thus, the correct function of the forenamed computing systems becomes a major concern. This is all the more important since, in spite of the numerous updates, patches and ?rmware revisions being constantly issued, newly discovered logical bugs in a wide range of modern software platforms (e. g. , operating systems) and software-intensive systems (e. g. , embedded systems) are just as frequently being reported. In addition, many of today’s products and services are presently being deployed in a highly competitive environment wherein a product or service is succeeding in most of the cases thanks to its quality to price ratio for a given set of features. Accordingly, a number of critical aspects have to be considered, such as the ab- ity to pack as many features as needed in a given product or service while c- currently maintaining high quality, reasonable price, and short time -to- market.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 79874 lei  6-8 săpt.
  Springer Berlin, Heidelberg – 13 noi 2014 79874 lei  6-8 săpt.
Hardback (1) 80357 lei  6-8 săpt.
  Springer Berlin, Heidelberg – 18 noi 2010 80357 lei  6-8 săpt.

Preț: 80357 lei

Preț vechi: 100446 lei
-20% Nou

Puncte Express: 1205

Preț estimativ în valută:
15384 15990$ 12755£

Carte tipărită la comandă

Livrare economică 06-20 februarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783642152276
ISBN-10: 3642152279
Pagini: 276
Ilustrații: XXVI, 248 p.
Dimensiuni: 155 x 235 x 20 mm
Greutate: 0.53 kg
Ediția:2010
Editura: Springer Berlin, Heidelberg
Colecția Springer
Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Research

Cuprins

Architecture Frameworks, Model-Driven Architecture, and Simulation.- Unified Modeling Language.- Systems Modeling Language.- Verification, Validation, and Accreditation.- Automatic Approach for Synergistic Verification and Validation.- Software Engineering Metrics in the Context of Systems Engineering.- Verification and Validation of UML Behavioral Diagrams.- Probabilistic Model Checking of SysML Activity Diagrams.- Performance Analysis of Time-Constrained SysML Activity Diagrams.- Semantic Foundations of SysML Activity Diagrams.- Soundness of the Translation Algorithm.- Conclusion.

Recenzii

From the reviews:
“The five authors of this book tackle a very difficult subject, and must be commended for doing so. The result is a welcome addition to the body of professional literature. … It is a highly technical … book on one of the most critical subjects that we have, as professionals. … The book is exceedingly well illustrated. … a professional involved in systems engineering, and particularly in systems quality, verification, systems verification, or other related activities, would find this book useful.” (Mordechai Ben-Menachem, ACM Computing Reviews, May, 2011)

Textul de pe ultima copertă

Verification and validation represents an important process used for the quality assessment of engineered systems and their compliance with the requirements established at the beginning of or during the development cycle.
Debbabi and his coauthors investigate methodologies and techniques that can be employed for the automatic verification and validation of systems engineering design models expressed in standardized modeling languages. Their presentation includes a bird’s eye view of the most prominent modeling languages for software and systems engineering, namely the Unified Modeling Language (UML) and the more recent Systems Modeling Language (SysML). Moreover, it elaborates on a number of quantitative and qualitative techniques that synergistically combine automatic verification techniques, program analysis, and software engineering quantitative methods applicable to design models described in these modeling languages. Each of these techniques is additionally explained using a case study highlighting the process, its results, and resulting changes in the system design.
Researchers in academia and industry as well as students specializing in software and systems engineering will find here an overview of state-of-the-art validation and verification techniques. Due to their close association with the UML standard, the presented approaches are also applicable to industrial software development.

Caracteristici

Broad and comprehensive overview of software verification and validation techniques Close integration with the UML standard Theoretical presentation complemented by numerous case studies Includes supplementary material: sn.pub/extras