VHDL '92: VLSI, Computer Architecture and Digital Signal Processing, cartea 229
Autor Jean-Michel Berge, Alain Fonkoua, Serge Maginoten Limba Engleză Hardback
This book presents the new VHDL'92 for the VHDL designer. New features ar explained and classified. Examples are provided, each new feature is given a rationale and its impact on design methodology, and performance is analysed. Where appropriate, pitfalls and traps are explained.
The VHDL designer will quickly be able to find the feature needed to evaluate the benefits it brings, to modify previous VHDL'87 code to make it more efficient, more portable, and more flexible.
VHDL'92 is the essential update for all VHDL designers and managers involved in electronic design.
Preț: 559.65 lei
Preț vechi: 658.41 lei
-15% Nou
Puncte Express: 839
Preț estimativ în valută:
107.11€ • 112.98$ • 89.51£
107.11€ • 112.98$ • 89.51£
Carte tipărită la comandă
Livrare economică 31 decembrie 24 - 14 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780792393566
ISBN-10: 0792393562
Pagini: 214
Greutate: 0.51 kg
Seria VLSI, Computer Architecture and Digital Signal Processing
ISBN-10: 0792393562
Pagini: 214
Greutate: 0.51 kg
Seria VLSI, Computer Architecture and Digital Signal Processing
Cuprins
Introduction: 1. Designer's Concerns. 2. Spirit of VHDL'92. New Simulation Mechanisms: 3. Last-Delta Activation. 4. Shared (Global) Variables. New Structuring Mechanisms: 5. Direct Instantiation. 6. Incremental Binding. 7. Groups. New Interfacing Mechanisms: 8. Foreign Interfaces. 9. Reading and Writing Files. 10. Impure Functions. New Predefined Operators, Functions & Attributes: 11. Shift. 12. XNOR. 13. Predefined Attribute `Driving_Value'. 14. Predefined Attribute `Ascending'. 15. Predefined Attributes 'Behavior' & `Structure'. 16. Predefined Attributes `Image' & `Value'. 17. Attributes `Path_Name'`Instance_Name' `Simple_Name'. Slight Enhancements: 18. Inertial Signal Assignment. 19. Declarative Part in Generate Statements. 20. Mapping Expressions to Input Ports. 21. The New Character Set. 22. Identifier Generalization. 23. Alias Generalization. 24. Access to Predefined Operators. 25. Extension of Bit String Literals. Language Simplifications: 26. Concurrent Signal Assignment. 27. Report Statement. 28. Concatenation Operator. 29. Bracketing. Clarification: 30. Static Expressions. 31. Run-Time Checks. 32. Interface List. 33. Association List. 34. Resolved Subelements in Composites. 35. Labels & User-Defined Attributes. 36. Miscellaneous. Annex: 37. List of Reserved Words. 38. Informal Glossary. 39. Index. List of Figures.