VLSI: Integrated Systems on Silicon: IFIP TC10 WG10.5 International Conference on Very Large Scale Integration 26–30 August 1997, Gramado, RS, Brazil: IFIP Advances in Information and Communication Technology
Autor Ricardo A. Reis, Luc Claesenen Limba Engleză Hardback – 31 aug 1997
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 2113.26 lei 6-8 săpt. | |
Springer Us – 2 mar 2013 | 2113.26 lei 6-8 săpt. | |
Hardback (1) | 2119.59 lei 6-8 săpt. | |
Springer Us – 31 aug 1997 | 2119.59 lei 6-8 săpt. |
Din seria IFIP Advances in Information and Communication Technology
- 20% Preț: 170.51 lei
- 20% Preț: 615.74 lei
- 20% Preț: 327.52 lei
- Preț: 382.45 lei
- 20% Preț: 323.38 lei
- 20% Preț: 328.15 lei
- 20% Preț: 503.41 lei
- 17% Preț: 523.40 lei
- 20% Preț: 502.06 lei
- 17% Preț: 488.96 lei
- 20% Preț: 501.04 lei
- 20% Preț: 403.20 lei
- 20% Preț: 1162.12 lei
- 20% Preț: 1239.38 lei
- 18% Preț: 1180.67 lei
- 20% Preț: 1233.36 lei
- 18% Preț: 1177.76 lei
- 18% Preț: 916.91 lei
- 18% Preț: 917.08 lei
- 18% Preț: 909.20 lei
- 18% Preț: 912.36 lei
- 15% Preț: 621.05 lei
- 18% Preț: 923.74 lei
- 20% Preț: 1239.23 lei
- 20% Preț: 960.84 lei
- 18% Preț: 913.26 lei
- 20% Preț: 1235.12 lei
- 20% Preț: 958.15 lei
- 15% Preț: 621.37 lei
- 20% Preț: 1228.29 lei
- 20% Preț: 1849.95 lei
- 20% Preț: 1237.17 lei
- 18% Preț: 920.43 lei
- 18% Preț: 910.85 lei
- 18% Preț: 1177.92 lei
- 20% Preț: 1229.40 lei
- 18% Preț: 916.91 lei
- 18% Preț: 912.06 lei
- 20% Preț: 1243.52 lei
- 18% Preț: 919.96 lei
- 20% Preț: 621.37 lei
- 18% Preț: 1188.40 lei
- 20% Preț: 1235.75 lei
- 18% Preț: 1184.32 lei
- 20% Preț: 955.45 lei
- 20% Preț: 1240.04 lei
- 20% Preț: 949.76 lei
- 18% Preț: 1763.71 lei
- 20% Preț: 1243.19 lei
Preț: 2119.59 lei
Preț vechi: 2649.50 lei
-20% Nou
Puncte Express: 3179
Preț estimativ în valută:
405.65€ • 430.61$ • 338.00£
405.65€ • 430.61$ • 338.00£
Carte tipărită la comandă
Livrare economică 27 decembrie 24 - 10 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780412823701
ISBN-10: 0412823705
Pagini: 570
Ilustrații: XIV, 570 p.
Dimensiuni: 155 x 235 x 32 mm
Greutate: 0.99 kg
Ediția:1997
Editura: Springer Us
Colecția Springer
Seria IFIP Advances in Information and Communication Technology
Locul publicării:New York, NY, United States
ISBN-10: 0412823705
Pagini: 570
Ilustrații: XIV, 570 p.
Dimensiuni: 155 x 235 x 32 mm
Greutate: 0.99 kg
Ediția:1997
Editura: Springer Us
Colecția Springer
Seria IFIP Advances in Information and Communication Technology
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
One VLSI for Video and Image Processing.- 1 A low-power H.263 video CoDec core dedicated to mobile computing.- 2 A VLSI architecture for real time edge linking.- 3 VLSI implementation of contour extraction from real time image sequences.- Two Microsystem and Mixed-mode Design.- 4 An architecture for a 12 bits low power integrated CMOS pressure sensor with thermal compensation.- 5 On-line testing of analog circuits by adaptive filters.- 6 A multi-mode signature analyzer for analog and mixed circuits.- Three Communication and Memory System Design.- 7 An all-digital single-chip symbol synchronizer and channel decoder for DVB.- 8 An ATM switching element with programmable capacity.- 9 Reconfigurable CPU cache memory design: fault tolerance and performance evaluation.- Four Low-voltage and Low-power Analog Circuits.- 10 A low-voltage operational transconductance amplifier and its application to a bandpass Gm-C filter.- 11 A programmable second generation SI integrator for low-voltage applications.- 12 Low-voltage current-mode analogue continuous-time filters.- 13 A set of device generators for analog and mixed-signal layout synthesis.- Five High Speed Circuit Techniques.- 14 E-TSPC: extended true single-phase-clock CMOS circuit technique.- 15 Noise and power programmability in semi-custom I/O buffers.- 16 Charge pump DPLL to operate at high frequencies.- 17 A 3.3 Gb/s sample circuit with GaAs MESFET technology and SCFL gates.- SIX Application Specific DSP Architectures.- 18 An embedded accelerator for real world computing.- 19 Design of a low power 108-bit conditional sum adder using energy economized pass-transistor logic (EEPL).- 20 A novel globally asynchronous locally synchronous sliding window DFT implementation.- 21 Unfolded redundant CORDIC VLSI architectures with reduced area and power consumption.- Seven Specification and Simulation at System Level.- 22 Multi-view design of asynchronous micropipeline systems using Rainbow.- 23 High level synthesis of protocols by a formal description technique.- 24 Matisse: a concurrent and object-oriented system specification language.- Eight Synthesis and Technology Mapping.- 25 Library free technology mapping.- 26 An implicit formulation for exact BDD minimization of incompletely specified functions.- 27 Sequential logic optimization with implicit retiming and resynthesis.- 28 Boolean mapping based on testing techniques.- Nine CAD Techniques for Low-power Design.- 29 Testability analysis of circuits using data-dependent power management.- 30 Data sequencing for minimum-transition transmission.- 31 Spurious transitions in adder circuits: analytical modelling and simulations.- 32 Power reduction through clock gating by symbolic manipulation.- Ten Physical Design Issues in Sub-micron Technologies.- 33 A timing-driven floorplanning algorithm with the Elmore delay model for building block layout.- 34 Efficient layout style for three-metal CMOS macro-cells.- 35 Coupled circuit-interconnect modeling and simulation.- 36 Accurate static timing analysis for deep submicronic CMOS circuits.- Eleven Architectural Design and Synthesis.- 37 A time driven adder generator architecture.- 38 User guided high level synthesis.- 39 Empirical interconnect crosstalk characterization for high level synthesis.- 40 Methods and tools for high and system level synthesis.- Twelve Testing in Complex Mixed Analog and Digital Systems.- 41 A new frequency-domain analog test generation tool.- 42 Boundary-scan testing for mixed-signal MCMs.- 43 Stress testing: a low cost alternative for burn-in.- 44 Non-Monte Carlo simulation andsensitivity of linear(ized) analog circuits under parameter variations.- 45 Top-down design methodology and technology for Microsystems.- Index of Contributors.- Keyword Index.