Cantitate/Preț
Produs

Analog Layout Generation for Performance and Manufacturability: The Springer International Series in Engineering and Computer Science, cartea 501

Autor Koen Lampaert, Georges Gielen, Willy M.C. Sansen
en Limba Engleză Hardback – 30 apr 1999
Analog integrated circuits are very important as interfaces between the digital parts of integrated electronic systems and the outside world. A large portion of the effort involved in designing these circuits is spent in the layout phase. Whereas the physical design of digital circuits is automated to a large extent, the layout of analog circuits is still a manual, time-consuming and error-prone task. This is mainly due to the continuous nature of analog signals, which causes analog circuit performance to be very sensitive to layout parasitics. The parasitic elements associated with interconnect wires cause loading and coupling effects that degrade the frequency behaviour and the noise performance of analog circuits. Device mismatch and thermal effects put a fundamental limit on the achievable accuracy of circuits. For successful automation of analog layout, advanced place and route tools that can handle these critical parasitics are required.
In the past, automatic analog layout tools tried to optimize the layout without quantifying the performance degradation introduced by layout parasitics. Therefore, it was not guaranteed that the resulting layout met the specifications and one or more layout iterations could be needed. In Analog Layout Generation for Performance and Manufacturability, the authors propose a performance driven layout strategy to overcome this problem. In this methodology, the layout tools are driven by performance constraints, such that the final layout, with parasitic effects, still satisfies the specifications of the circuit. The performance degradation associated with an intermediate layout solution is evaluated at runtime using predetermined sensitivities. In contrast with other performance driven layout methodologies, the tools proposed in this book operate directly on the performance constraints, without an intermediate parasitic constraint generation step. This approach makes a completeand sensible trade-off between the different layout alternatives possible at runtime and therefore eliminates the possible feedback route between constraint derivation, placement and layout extraction.
Besides its influence on the performance, layout also has a profound impact on the yield and testability of an analog circuit. In Analog Layout Generation for Performance and Manufacturability, the authors outline a new criterion to quantify the detectability of a fault and combine this with a yield model to evaluate the testability of an integrated circuit layout. They then integrate this technique with their performance driven routing algorithm to produce layouts that have optimal manufacturability while still meeting their performance specifications.
Analog Layout Generation for Performance and Manufacturability will be of interest to analog engineers, researchers and students.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 60182 lei  6-8 săpt.
  Springer Us – 9 dec 2010 60182 lei  6-8 săpt.
Hardback (1) 60787 lei  6-8 săpt.
  Springer Us – 30 apr 1999 60787 lei  6-8 săpt.

Din seria The Springer International Series in Engineering and Computer Science

Preț: 60787 lei

Preț vechi: 71513 lei
-15% Nou

Puncte Express: 912

Preț estimativ în valută:
11635 12511$ 96100£

Carte tipărită la comandă

Livrare economică 19 decembrie 24 - 02 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9780792384793
ISBN-10: 0792384792
Pagini: 175
Ilustrații: XV, 175 p.
Dimensiuni: 155 x 235 x 13 mm
Greutate: 0.45 kg
Ediția:1999
Editura: Springer Us
Colecția Springer
Seria The Springer International Series in Engineering and Computer Science

Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

1 Introduction.- 2 Performance Driven Layout of Analog Integrated Circuits.- 3 Module Generation.- 4 Placement.- 5 Routing.- 6 Implementation.- 7 General Conclusions.