Cantitate/Preț
Produs
Total produse
Vezi coșul
SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications de Ashok B. Mehta

SystemVerilog Assertions and Functional Coverage: Guide to Language, Methodology and Applications

Autor Ashok B. Mehta
en Limba Engleză Hardback – 6 aug 2013
This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage.  Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’.  Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects.  Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby drastically reducing their time to design and debug.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 91541 lei  6-8 săpt.
  Springer International Publishing – 22 apr 2018 91541 lei  6-8 săpt.
Hardback (1) 91890 lei  6-8 săpt.
  Springer – 6 aug 2013 91890 lei  6-8 săpt.

Preț: 91890 lei

Preț vechi: 112060 lei
-18% Nou

Puncte Express: 1378
Preț estimativ în valută:
17584€ • 18577$ • 14701£

Carte tipărită la comandă

Livrare economică 01-15 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781461473237
ISBN-10: 1461473233
Pagini: 234
Ilustrații: XXXIII, 356 p.
Dimensiuni: 155 x 235 x 27 mm
Greutate: 0.72 kg
Ediția:2014
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Professional/practitioner

Cuprins

Introduction.- System Verilog Assertions.- Immediate Assertions.- Concurrent Assertions – Basics (sequence, property, assert).- Sampled Value Functions   $rose, $fell.- Operators.- System Functions and Tasks.- Multiple clocks.- Local Variables.- Recursive property.- Detecting and using endpoint of a sequence.- ‘expect’.- ‘assume’ and formal (static functional) verification.- Other important topics.- Asynchronous Assertions !!!.- IEEE-1800–2009 Features.- SystemVerilog Assertions LABs.- System Verilog Assertions – LAB Answers.- Functional Coverage.- Performance Implications of coverage methodology.- Coverage Options (Reference material).

Notă biografică

Ashok Mehta is a senior manager in TSMC's CPU/SoC Architecture and Methodology group working on System and 3DIC design projects. In the past, Ashok worked in engineering and management positions at DEC, Data General, Intel and AMCC. He has extensive experience in Design/Verification of complex SoC and Processor devices. He holds nine US patents on ESL and 3DIC designs. Ashok holds a MSEE from University of Missouri.

Textul de pe ultima copertă

This book provides a hands-on, application-oriented guide to the language and methodology of both SystemVerilog Assertions and SytemVerilog Functional Coverage.  Readers will benefit from the step-by-step approach to functional hardware verification, which will enable them to uncover hidden and hard to find bugs, point directly to the source of the bug, provide for a clean and easy way to model complex timing checks and objectively answer the question ‘have we functionally verified everything’.  Written by a professional end-user of both SystemVerilog Assertions and SystemVerilog Functional Coverage, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects.  Readers will be empowered to tackle the modeling of complex checkers for functional verification, thereby reducing drastically their time to design and debug.
 
·         Covers both SystemVerilog Assertions and SytemVerilog Functional Coverage language and methodologies;
·         Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies;
·         Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example;
·         Includes practical labs that enable readers to put in practice the concepts explained in the book.

Caracteristici

Covers both SystemVerilog Assertions and Sytem Verilog Functional Coverage language and methodologies Provides practical examples of the what, how and why of Assertion Based Verification and Functional Coverage methodologies Explains each concept in an easy to understand, step-by-step fashion and applies it to a real example Includes 6 practical LABs that enable readers to put in practice the concepts explained in the book Includes supplementary material: sn.pub/extras