Cantitate/Preț
Produs
Total produse
Vezi coșul
Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC) de Sridhar Gangadharan

Constraining Designs for Synthesis and Timing Analysis: A Practical Guide to Synopsys Design Constraints (SDC)

Autor Sridhar Gangadharan, Sanjay Churiwala
en Limba Engleză Hardback – 7 mai 2013
This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.  Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 63843 lei  6-8 săpt.
  Springer – 23 iun 2015 63843 lei  6-8 săpt.
Hardback (1) 89416 lei  6-8 săpt.
  Springer – 7 mai 2013 89416 lei  6-8 săpt.

Preț: 89416 lei

Preț vechi: 109044 lei
-18% Nou

Puncte Express: 1341
Preț estimativ în valută:
17111€ • 17887$ • 14460£

Carte tipărită la comandă

Livrare economică 06-20 martie

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781461432685
ISBN-10: 1461432685
Pagini: 256
Ilustrații: XXVII, 226 p.
Dimensiuni: 155 x 235 x 18 mm
Greutate: 0.54 kg
Ediția:2013
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Professional/practitioner

Cuprins

Introduction.- Synthesis Basics.- Timing Analysis and Constraints.- SDC Extensions through Tcl.- Clocks.- Generated Clocks.- Clock Groups.- Other Clock Characteristics.- Port Delays.- Completing Port Constraints.- False Paths.- Multi Cycle Paths.- Combinatorial Paths.- Modal Analysis.- Managing Your Constraints.- Miscellaneous SDC Commands.- XDC: Xilinx Extensions To SDC.

Notă biografică

Sanjay Churiwala is an Electronics Engineer from IIT Kharagpur, with two decades of experience in EDA and VLSI. His interest areas include rule checking, synthesis, simulation, STA, Power and Clock Domain Crossings and Synchronization. He currently works at Hyderabad office of Xilinx.
Sridhar Gangadharan  is a Senior Product Engineering Director for Timing Constraints Analysis and SpyGlass  RTL Analysis Products at Atrenta. He has over 20 years of experience in the electronic design automation industry. His interest areas include RTL verification, timing closure, delay calculation and memory compilers. He holds a Bachelors degree in Computer Science and Engineering from Indian Institute of Technology in Delhi. He is based in San Jose, CA.

Textul de pe ultima copertă

This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.  Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
 ·         Provides a hands-on guide to synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints;
·         Includes key topics of interest to a synthesis, static timing analysis or  place and route engineer;
·         Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing;
·         Explains fundamental concepts and provides exact command syntax.

Caracteristici

Provides a hands-on guide to create constraints for synthesis and timing analysis, using Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints Explains fundamental concepts around SDC constraints and its application in a design Explains SDC command syntax, semantics and options Includes key topics of interest to a synthesis, static timing analysis or place and route engineer Explains which constraints command to use for ease of maintenance and reuse, given several options possible to achieve the same effect on timing Includes supplementary material: sn.pub/extras