Cantitate/Preț
Produs
Total produse
Vezi coșul
Application-Specific Mesh-based Heterogeneous FPGA Architectures de Husain Parvez

Application-Specific Mesh-based Heterogeneous FPGA Architectures

Autor Husain Parvez, Habib Mehrez
en Limba Engleză Paperback – 13 oct 2014
This book presents a new exploration environment for mesh-based, heterogeneous FPGA architectures. It describes state-of-the-art techniques for reducing area requirements in FPGA architectures, which also increase performance and enable reduction in power required. Coverage focuses on reduction of FPGA area by introducing heterogeneous hard-blocks (such as multipliers, adders etc) in FPGAs, and by designing application specific FPGAs. Automatic FPGA layout generation techniques are employed to decrease non-recurring engineering (NRE) costs and time-to-market of application-specific, heterogeneous FPGA architectures.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 61602 lei  6-8 săpt.
  Springer – 13 oct 2014 61602 lei  6-8 săpt.
Hardback (1) 62204 lei  6-8 săpt.
  Springer – 17 noi 2010 62204 lei  6-8 săpt.

Preț: 61602 lei

Preț vechi: 72473 lei
-15% Nou

Puncte Express: 924
Preț estimativ în valută:
11789€ • 12399$ • 9820£

Carte tipărită la comandă

Livrare economică 03-17 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781489987884
ISBN-10: 1489987886
Pagini: 168
Ilustrații: XVII, 150 p.
Dimensiuni: 155 x 235 x 9 mm
Greutate: 0.25 kg
Ediția:2011
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Introduction.- State of the Art.- FPGA Layout Generation.- ASIF: Application Specific Inflexible FPGA.- ASIF using Heterogeneous Logic Blocks.- ASIF Hardware Generation.- Conclusion and Future Lines of Research.

Textul de pe ultima copertă

Low volume production of FPGA-based products is quite effective and economical because they are easy to design and program in the shortest amount of time. The generic reconfigurable resources in an FPGA can be programmed to execute a wide variety of applications at mutually exclusive times. However, the flexibility of FPGAs makes them much larger, slower, and more power consuming than their counterpart ASICs. Consequently, FPGAs are unsuitable for applications requiring high volume production, high performance or low power consumption.
This book presents a new exploration environment for mesh-based, heterogeneous FPGA architectures.  It describes state-of-the-art techniques for reducing area requirements in FPGA architectures, which also increase performance and enable reduction in power required.  Coverage focuses on reduction of FPGA area by introducing heterogeneous hard-blocks (such as multipliers, adders etc) in FPGAs, and by designing application specific FPGAs. Automatic FPGA layout generation techniques are employed to decrease non-recurring engineering (NRE) costs and time-to-market of application-specific, heterogeneous FPGA architectures.
  • Presents a new exploration environment for mesh-based, heterogeneous FPGA architectures;
  • Describes state-of-the-art techniques for reducing area requirements in FPGA architectures;
  • Enables reduction in power required and increase in performance.

Caracteristici

Presents a new exploration environment for mesh-based, heterogeneous FPGA architectures Describes state-of-the-art techniques for reducing area requirements in FPGA architectures Enables reduction in power required and increase in performance Includes supplementary material: sn.pub/extras