Cantitate/Preț
Produs

Computer Aided Verification: 27th International Conference, CAV 2015, San Francisco, CA, USA, July 18-24, 2015, Proceedings, Part II: Lecture Notes in Computer Science, cartea 9207

Editat de Daniel Kroening, Corina S. Păsăreanu
en Limba Engleză Paperback – 23 iul 2015
The two-volume set LNCS 9206 and LNCS 9207 constitutes the refereed proceedings of the 27th International Conference on Computer Aided Verification, CAV 2015, held in San Francisco, CA, USA, in July 2015.
The total of 58 full and 11 short papers presented in the proceedings was carefully reviewed and selected from 252 submissions. The papers were organized in topical sections named: model checking and refinements; quantitative reasoning; software analysis; lightning talks; interpolation, IC3/PDR, and Invariants; SMT techniques and applications; HW verification; synthesis; termination; and concurrency.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (2) 32895 lei  6-8 săpt.
  Springer International Publishing – 23 iul 2015 32895 lei  6-8 săpt.
  Springer International Publishing – 27 iul 2015 33927 lei  6-8 săpt.

Din seria Lecture Notes in Computer Science

Preț: 32895 lei

Preț vechi: 41119 lei
-20% Nou

Puncte Express: 493

Preț estimativ în valută:
6296 6642$ 5247£

Carte tipărită la comandă

Livrare economică 02-16 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783319216676
ISBN-10: 3319216678
Pagini: 469
Ilustrații: XVIII, 469 p. 107 illus.
Dimensiuni: 155 x 235 x 32 mm
Greutate: 0.68 kg
Ediția:1st ed. 2015
Editura: Springer International Publishing
Colecția Springer
Seriile Lecture Notes in Computer Science, Theoretical Computer Science and General Issues

Locul publicării:Cham, Switzerland

Public țintă

Research

Cuprins

SMT Techniques and Applications.- POLING: SMT Aided Linearizability Proofs.- Finding Bounded Path in Graph Using SMT for Automatic Clock Routing.- Cutting the Mix.- The Inez Mathematical Programming Modulo Theories Framework.- Using Minimal Correction Sets to More Efficiently Compute Minimal Unsatisfiable Sets.- Deciding Local Theory Extensions via E-matching.- HW Verification.- Modular Deductive Verification of Multiprocessor Hardware Designs.- Word-Level Symbolic Trajectory Evaluation.- Verifying Linearizability of Intel® Software Guard Extensions.- Synthesis Synthesis Through Unification.- From Non-preemptive to Preemptive Scheduling Using Synchronization Synthesis.- Counterexample-Guided Quantifier Instantiation for Synthesis in SMT.- Deductive Program Repair.- Quantifying Conformance Using the Skorokhod Metric.- Pareto Curves of Multidimensional Mean-Payoff Games.- Termination.- Conflict-Driven Conditional Termination.- Predicate Abstraction and CEGAR for Disproving Termination ofHigher-Order Functional Programs.- Complexity of Bradley-Manna-Sipma Lexicographic Ranking Functions.- Measuring with Timed Patterns.- Automatic Verification of Stability and Safety for Delay Differential Equations.- Time Robustness in MTL and Expressivity in Hybrid System Falsification.- Concurrency.- Adaptive Concretization for Parallel Program Synthesis.- Automatic Completion of Distributed Protocols with Symmetry.- An Axiomatic Specification for Sequential Memory Models.- Approximate Synchrony: An Abstraction for Distributed Almost-Synchronous Systems.- Automated and Modular Refinement Reasoning for Concurrent Programs.

Caracteristici

Includes supplementary material: sn.pub/extras