Correct Hardware Design and Verification Methods: 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001 Livingston, Scotland, UK, September 4-7, 2001 Proceedings: Lecture Notes in Computer Science, cartea 2144
Editat de Tiziana Margaria, Tom Melhamen Limba Engleză Paperback – 27 aug 2001
Din seria Lecture Notes in Computer Science
- 20% Preț: 1061.55 lei
- 20% Preț: 307.71 lei
- 20% Preț: 438.69 lei
- 20% Preț: 579.30 lei
- Preț: 410.88 lei
- 17% Preț: 427.22 lei
- 20% Preț: 596.46 lei
- 15% Preț: 448.04 lei
- 20% Preț: 353.50 lei
- Preț: 389.49 lei
- 20% Preț: 309.90 lei
- 20% Preț: 645.28 lei
- 20% Preț: 763.23 lei
- 15% Preț: 580.46 lei
- 20% Preț: 310.28 lei
- 20% Preț: 655.02 lei
- 20% Preț: 1183.14 lei
- 20% Preț: 340.32 lei
- Preț: 449.57 lei
- 20% Preț: 591.51 lei
- 18% Preț: 938.83 lei
- 20% Preț: 337.00 lei
- 20% Preț: 649.50 lei
- 20% Preț: 607.40 lei
- 20% Preț: 1414.79 lei
- 20% Preț: 1024.44 lei
- 20% Preț: 583.40 lei
- 20% Preț: 453.32 lei
- 20% Preț: 575.49 lei
- 20% Preț: 1075.26 lei
- 20% Preț: 585.88 lei
- 20% Preț: 825.93 lei
- 17% Preț: 360.20 lei
- 20% Preț: 763.23 lei
- 20% Preț: 340.32 lei
- 20% Preț: 504.58 lei
- 20% Preț: 369.13 lei
- 20% Preț: 580.93 lei
- 20% Preț: 343.62 lei
- 20% Preț: 350.21 lei
- 20% Preț: 583.40 lei
- 20% Preț: 583.40 lei
- 15% Preț: 438.59 lei
- 20% Preț: 341.95 lei
- 20% Preț: 238.01 lei
- 20% Preț: 538.30 lei
Preț: 342.65 lei
Preț vechi: 428.31 lei
-20% Nou
Puncte Express: 514
Preț estimativ în valută:
65.57€ • 68.21$ • 54.14£
65.57€ • 68.21$ • 54.14£
Carte tipărită la comandă
Livrare economică 14-28 aprilie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783540425410
ISBN-10: 3540425411
Pagini: 496
Ilustrații: XII, 488 p.
Dimensiuni: 155 x 233 x 26 mm
Greutate: 0.7 kg
Ediția:2001
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540425411
Pagini: 496
Ilustrații: XII, 488 p.
Dimensiuni: 155 x 233 x 26 mm
Greutate: 0.7 kg
Ediția:2001
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Invited Contributions.- View from the Fringe of the Fringe.- Hardware Synthesis Using SAFL and Application to Processor Design.- FMCAD 2000.- Applications of Hierarchical Verification in Model Checking.- Model Checking 1.- Pruning Techniques for the SAT-Based Bounded Model Checking Problem.- Heuristics for Hierarchical Partitioning with Application to Model Checking.- Short Papers 1.- Efficient Reachability Analysis and Refinement Checking of Timed Automata Using BDDs.- Deriving Real-Time Programs from Duration Calculus Specifications.- Reproducing Synchronization Bugs with Model Checking.- Formally-Based Design Evaluation.- Clocking Issues.- Multiclock Esterel.- Register Transformations with Multiple Clock Domains.- Temporal Properties of Self-Timed Rings.- Short Papers 2.- Coverability Analysis Using Symbolic Model Checking.- Specifying Hardware Timing with ET-Lotos.- Formal Pipeline Design.- Verification of Basic Block Schedules Using RTL Transformations.- Joint Session with TPHOLs.- Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking.- Proof Engineering in the Large: Formal Verification of Pentium®4 Floating-Point Divider.- Hardware Compilation.- Towards Provably-Correct Hardware Compilation Tools Based on Pass Separation Techniques.- A Higher-Level Language for Hardware Synthesis.- Tools.- Hierarchical Verification Using an MDG-HOL Hybrid Tool.- Exploiting Transition Locality in Automatic Verification.- Efficient Debugging in a Formal Verification Environment.- Model Checking 2.- Using Combinatorial Optimization Methods for Quantification Scheduling.- Net Reductions for LTL Model-Checking.- Component Verification.- Formal Verification of the VAMP Floating Point Unit.- A Specification Methodology by a Collection ofCompact Properties as Applied to the Intel® Itanium™ Processor Bus Protocol.- The Design and Verification of a Sorter Core.- Case Studies.- Refinement-Based Formal Verification of Asynchronous Wrappers for Independently Clocked Domains in Systems on Chip.- Using Abstract Specifications to Verify PowerPC™ Custom Memories by Symbolic Trajectory Evaluation.- Algorithm Verification.- Formal Verification of Conflict Detection Algorithms.- Induction-Oriented Formal Verification in Symmetric Interconnection Networks.- A Framework for Microprocessor Correctness Statements.- Duration Calculus.- From Operational Semantics to Denotational Semantics for Verilog.- Efficient Verification of a Class of Linear Hybrid Automata Using Linear Programming.
Caracteristici
Includes supplementary material: sn.pub/extras