Cantitate/Preț
Produs

Correct Hardware Design and Verification Methods: IFIP WG10.5 Advanced Research Working Conference, CHARME '95, Frankfurt, Germany, October 1995. Proceedings: Lecture Notes in Computer Science, cartea 987

Editat de Paolo Enrico Camurati, Hans Eveking
en Limba Engleză Paperback – 18 sep 1995
This book constitutes the refereed proceedings of the IFIP WG10.5 Advanced Research Working Conference on Correct Hardware Design Methodologies, CHARME '95, held in Frankfurt, Germany, in October 1995.
The 20 revised full papers presented were carefully selected by the program committee and address all current aspects of research and advanced applications in the field of formal verification of hardware. Among the topics covered are model checking, theorem proving, formally verified synthesis, process algebras, finite state systems, verification environments, language containment, and VHDL.
Citește tot Restrânge

Din seria Lecture Notes in Computer Science

Preț: 32595 lei

Preț vechi: 40744 lei
-20% Nou

Puncte Express: 489

Preț estimativ în valută:
6239 6502$ 5193£

Carte tipărită la comandă

Livrare economică 06-20 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783540603856
ISBN-10: 3540603859
Pagini: 356
Ilustrații: X, 346 p.
Dimensiuni: 155 x 233 x 19 mm
Greutate: 0.5 kg
Ediția:1995
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science

Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Research

Cuprins

What if model checking must be truly symbolic.- Automatic verification of the SCI cache coherence protocol.- Describing and verifying synchronous circuits with the Boyer-Moore theorem prover.- Problems encountered in the machine-assisted proof of hardware.- Formally embedding existing high level synthesis algorithms.- Formal design of a class of computers — its high stage: abstract microprogramming.- Symbolic analysis and verification of CPA descriptions.- A foundation for formal reuse of hardware.- State enumeration with abstract descriptions of state machines.- Transforming Boolean relations by symbolic encoding.- Design error diagnosis in sequential circuits.- Timing analysis of asynchronous circuits using timed automata.- Improved probabilistic verification by hash compaction.- Formal support for the ELLA hardware description language.- Verifying hardware components with JACK.- Language containment of non-deterministic ?-automata.- A partial-order approach to the verification of concurrent systems: Checking liveness properties.- Semantics of a verification-oriented subset of VHDL.- Reasoning about VHDL using operational and observational semantics.- A symbolic relation for a subset of VHDL'87 descriptions and its application to symbolic model checking.