SVA: The Power of Assertions in SystemVerilog
Autor Eduard Cerny et al.
23 aug 2016
Paperback
Preț: 726.53 lei 886.01 lei
6-8 săpt.
-18%
Cărți de Eduard Cerny
Verification Methodology Manual for SystemVerilog
Autor Janick Bergeron et al.
28 sep 2005
Hardback
Preț: 939.91 lei 1146.23 lei
6-8 săpt.
-18%
Hardware Description Languages and their Applications: Specification, modelling, verification and synthesis of microelectronic systems
Editat de Carlos Delgado Kloos et al.
30 apr 1997
Hardback
Preț: 976.52 lei 1220.66 lei
6-8 săpt.
-20%
Hierarchical Annotated Action Diagrams: An Interface-Oriented Specification and Verification Method
Autor Eduard Cerny et al.
31 oct 1998
Hardback
Preț: 630.46 lei 741.72 lei
6-8 săpt.
-15%