SVA: The Power of Assertions in SystemVerilog
Autor Eduard Cerny et al.
23 aug 2016
Paperback
Preț: 741.54 lei 904.31 lei
6-8 săpt.
-18%
Cărți de Eduard Cerny
Verification Methodology Manual for SystemVerilog
Autor Janick Bergeron et al.
28 sep 2005
Hardback
Preț: 959.36 lei 1169.95 lei
6-8 săpt.
-18%
Hardware Description Languages and their Applications: Specification, modelling, verification and synthesis of microelectronic systems
Editat de Carlos Delgado Kloos et al.
30 apr 1997
Hardback
Preț: 996.72 lei 1245.91 lei
6-8 săpt.
-20%
Hierarchical Annotated Action Diagrams: An Interface-Oriented Specification and Verification Method
Autor Eduard Cerny et al.
31 oct 1998
Hardback
Preț: 643.48 lei 757.04 lei
6-8 săpt.
-15%