Cantitate/Preț
Produs

Exploring Memory Hierarchy Design with Emerging Memory Technologies: Lecture Notes in Electrical Engineering, cartea 267

Autor Guangyu Sun
en Limba Engleză Hardback – 2 oct 2013
This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc.  The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the “memory wall.”  The authors discuss memory design from various perspectives: emerging memory technologies are employed in the memory hierarchy with novel architecture modification;  hybrid memory structure is introduced to leverage advantages from multiple memory technologies; an analytical model named “Moguls” is introduced to explore quantitatively the optimization design of a memory hierarchy; finally, the vulnerability of the CMPs to radiation-based soft errors is improved by replacing different levels of on-chip memory with STT-RAMs.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 59901 lei  6-8 săpt.
  Springer International Publishing – 23 aug 2016 59901 lei  6-8 săpt.
Hardback (1) 60321 lei  6-8 săpt.
  Springer International Publishing – 2 oct 2013 60321 lei  6-8 săpt.

Din seria Lecture Notes in Electrical Engineering

Preț: 60321 lei

Preț vechi: 70966 lei
-15% Nou

Puncte Express: 905

Preț estimativ în valută:
11546 12415$ 9626£

Carte tipărită la comandă

Livrare economică 19 decembrie 24 - 02 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783319006802
ISBN-10: 3319006800
Pagini: 132
Ilustrații: VII, 122 p. 71 illus., 57 illus. in color.
Dimensiuni: 155 x 235 x 11 mm
Greutate: 0.32 kg
Ediția:2014
Editura: Springer International Publishing
Colecția Springer
Seria Lecture Notes in Electrical Engineering

Locul publicării:Cham, Switzerland

Public țintă

Research

Cuprins

Introduction.- Replacing Different Levels of the Memory Hierarchy with NVMs.- Moguls: a Model to Explore the Memory Hierarchy for Throughput Computing.- Exploring the Vulnerability of CMPs to Soft Errors with 3D Stacked Non-Volatile Memory.

Textul de pe ultima copertă

This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc.  The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the “memory wall.”  The authors discuss memory design from various perspectives: emerging memory technologies are employed in the memory hierarchy with novel architecture modification;  hybrid memory structure is introduced to leverage advantages from multiple memory technologies; an analytical model named “Moguls” is introduced to explore quantitatively the optimization design of a memory hierarchy; finally, the vulnerability of the CMPs to radiation-based soft errors is improved by replacing different levels of on-chip memory with STT-RAMs.
 
·         Provides a holistic study of using emerging memory technologies in different levels of the memory hierarchy;
·         Equips readers with techniques for memory design with improved performance, energy consumption, and reliability;
·         Includes coverage of all memory levels, ranging from cache to storage;
·         Explains how to choose the proper memory technologies in different levels of the memory hierarchy.

Caracteristici

Provides a holistic study of using emerging memory technologies in different levels of the memory hierarchy Equips readers with techniques for memory design with improved performance, energy consumption, and reliability Includes coverage of all memory levels, ranging from cache to storage Explains how to choose the proper memory technologies in different levels of the memory hierarchy