Field Programmable Logic and Applications: 9th International Workshops, FPL'99, Glasgow, UK, August 30 - September 1, 1999, Proceedings: Lecture Notes in Computer Science, cartea 1673
Editat de Patrick Lysaght, James Irvine, Reiner Hartensteinen Limba Engleză Paperback – 20 aug 1999
Din seria Lecture Notes in Computer Science
- 20% Preț: 1061.55 lei
- 20% Preț: 340.32 lei
- 20% Preț: 341.95 lei
- 20% Preț: 453.32 lei
- 20% Preț: 238.01 lei
- 20% Preț: 340.32 lei
- 20% Preț: 438.69 lei
- Preț: 449.57 lei
- 20% Preț: 343.62 lei
- 20% Preț: 148.66 lei
- 20% Preț: 310.26 lei
- 20% Preț: 256.27 lei
- 20% Preț: 645.28 lei
- 17% Preț: 427.22 lei
- 20% Preț: 655.02 lei
- 20% Preț: 307.71 lei
- 20% Preț: 1075.26 lei
- 20% Preț: 591.51 lei
- Preț: 381.21 lei
- 20% Preț: 337.00 lei
- 15% Preț: 438.59 lei
- 20% Preț: 607.39 lei
- 20% Preț: 538.29 lei
- Preț: 389.48 lei
- 20% Preț: 326.98 lei
- 20% Preț: 1414.79 lei
- 20% Preț: 1024.44 lei
- 20% Preț: 579.30 lei
- 20% Preț: 575.48 lei
- 20% Preț: 583.40 lei
- 20% Preț: 763.23 lei
- 15% Preț: 580.46 lei
- 17% Preț: 360.19 lei
- 20% Preț: 504.57 lei
- 20% Preț: 172.69 lei
- 20% Preț: 369.12 lei
- 20% Preț: 353.50 lei
- 20% Preț: 585.88 lei
- Preț: 410.88 lei
- 20% Preț: 596.46 lei
- 20% Preț: 763.23 lei
- 20% Preț: 825.93 lei
- 20% Preț: 649.49 lei
- 20% Preț: 350.21 lei
- 20% Preț: 309.90 lei
- 20% Preț: 122.89 lei
Preț: 658.65 lei
Preț vechi: 823.32 lei
-20% Nou
Puncte Express: 988
Preț estimativ în valută:
126.05€ • 130.04$ • 106.68£
126.05€ • 130.04$ • 106.68£
Carte tipărită la comandă
Livrare economică 05-19 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783540664574
ISBN-10: 3540664572
Pagini: 564
Ilustrații: XII, 552 p.
Dimensiuni: 155 x 235 x 30 mm
Greutate: 0.78 kg
Ediția:1999
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540664572
Pagini: 564
Ilustrații: XII, 552 p.
Dimensiuni: 155 x 235 x 30 mm
Greutate: 0.78 kg
Ediția:1999
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Signal Processing.- Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing.- Auditory Signal Processing in Hardware.- SONIC – A Plug-In Architecture for Video Processing.- CAD Tools for DRL.- DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconfigurable Systems.- Modelling and Synthesis of Configuration Controllers for Dynamically Reconfigurable Logic Systems Using the DCS CAD Framework.- Optimization Studies.- Optimal Finite Field Multipliers for FPGAs.- Memory Access Optimization and RAM Inference for Pipeline Vectorization.- Analysis and Optimization of 3-D FPGA Design Parameters.- Physical Design.- Tabu Search: Ultra-Fast Placement for FPGAs.- Placement Optimization Based on Global Routing Updating for System Partitioning onto Multi-FPGA Mesh Topologies.- Hierarchical Interactive Approach to Partition Large Designs into FPGAs.- Logical-to-Physical Memory Mapping for FPGAs with Dual-Port Embedded Arrays.- Dynamically Reconfigurable Logic.- DYNASTY: A Temporal Floorplanning Based CAD Framework for Dynamically Reconfigurable Logic Systems.- A Bipartitioning Algorithm for Dynamic Reconfigurable Programmable Logic.- Self Controlling Dynamic Reconfiguration: A Case Study.- Design Tools.- An Internet Based Development Framework for Reconfigurable Computing.- On Tool Integration in High-Performance FPGA Design Flows.- Hardware-Software Codesign for Dynamically Reconfigurable Architectures.- Reconfigurable Computing.- Serial Hardware Libraries for Reconfigurable Designs.- Reconfigurable Computing in Remote and Harsh Environments.- Communication Synthesis for Reconfigurable Embedded Systems.- Run-Time Parameterizable Cores.- Applications.- Rendering PostScript TM Fonts on FPGAs.- Implementing PhotoShopTM Filtersin VirtexTM.- Rapid FPGA Prototyping of a DAB Test Data Generator Using Protocol Compiler.- Quantitative Analysis of Run-Time Reconfigurable Database Search.- Novel Architectures.- An On-Line Arithmetic Based FPGA for Low-Power Custom Computing.- A New Switch Block for Segmented FPGAs.- PulseDSP – A Signal Processing Oriented Programmable Architecture.- Machine Applications.- FPGA Viruses.- Genetic Programming Using Self-Reconfigurable FPGAs.- Specification, Implementation and Testing of HFSMs in Dynamically Reconfigurable FPGAs.- Synthia: Synthesis of Interacting Automata Targeting LUT-based FPGAs.- Short Papers.- An FPGA-Based Prototyping System for Real-Time Verification of Video Processing Schemes.- An FPGA Implementation of Goertzel Algorithm.- Pipelined Multipliers and FPGA Architectures.- FPGA Design Trade-Offs for Solving the Key Equation in Reed-Solomon Decoding.- Reconfigurable Multiplier for Virtex FPGA Family.- Pipelined Floating Point Arithmetic Optimised for FPGA Architectures.- SL – A Structural Hardware Design Language.- High-Level Hierarchical HDL Synthesis of Pipelined FPGA-Based Circuits Using Synchronous Modules.- Mapping Applications onto Reconfigurable KressArrays.- Global Routing Models.- Power Modelling in Field Programmable Gate Arrays (FPGA).- NEBULA: A Partially and Dynamically Reconfigurable Architecture.- High Bandwidth Dynamically Reconfigurable Architectures Using Optical Interconnects.- AHA-GRAPE: Adaptive Hydrodynamic Architecture – GRAvity PipE.- DIME – The First Module Standard for FPGA Based High Performance Computing.- The Proteus Processor — A Conventional CPU with Reconfigurable Functionality.- Logic Circuit Speeding up through Multiplexing.- A Wildcarding Mechanism for Acceleration of Partial Configurations.- HardwareImplementation Techniques for Recursive Calls and Loops.- A HW/SW Codesign-Based Reconfigurable Environment for Telecommunication Network Simulation.- An Alternative Solution for Reconfigurable Coprocessors Hardware and Interface Synthesis.- Reconfigurable Programming in the Large on Extendable Uniform Reconfigurable Computing Array’s: An Integrated Approach Based on Reconfigurable Virtual Architectures.- A Concept for an Evaluation Framework for Reconfigurable Systems.- Debugging Application-Specific Programmable Products.- IP Validation for FPGAs Using Hardware Object TechnologyTM.- A Processor for Artificial Life Simulation.- A Distributed, Scalable, Multi-layered Approach to Evolvable System Design Using FPGA’s.- Dynamically Reconfigurable Reduced Crossbar: A Novel Approach to Large Scale Switching.- A Reconfigurable Architecture for High Speed Computation by Pipeline Processing.- Seeking (the Right) Problems for the Solutions of Reconfigurable Computing.- A Runtime Reconfigurable Implementation of the GSAT Algorithm.- Accelerating Boolean Implications with FPGAs.