Field-Programmable Logic, Smart Applications, New Paradigms and Compilers: 6th International Workshop on Field-Programmable Logic and Applications, FPL '96, Darmstadt, Germany, September 23 - 25, Proceedings: Lecture Notes in Computer Science, cartea 1142
Editat de Reiner W. Hartenstein, Manfred Glesneren Limba Engleză Paperback – 18 sep 1996
The 37 revised full papers presented in the book are selected from 82 submissions originating from 27 countries; also included are 13 high-quality poster presentations. The book is divided into topical sections on high-level design, new software and hardware development tools, custom computers, applications, hardware/software co-design, AISC emulators, vendor session, industrial applications and experiences, reconfiguration aspects, CAD user experiences, and miscellaneous.
Din seria Lecture Notes in Computer Science
- 20% Preț: 1040.03 lei
- 20% Preț: 333.46 lei
- 20% Preț: 335.08 lei
- 20% Preț: 444.17 lei
- 20% Preț: 238.01 lei
- 20% Preț: 333.46 lei
- 20% Preț: 438.69 lei
- Preț: 440.52 lei
- 20% Preț: 336.71 lei
- 20% Preț: 148.66 lei
- 20% Preț: 310.26 lei
- 20% Preț: 256.27 lei
- 20% Preț: 632.22 lei
- 17% Preț: 427.22 lei
- 20% Preț: 641.78 lei
- 20% Preț: 307.71 lei
- 20% Preț: 1053.45 lei
- 20% Preț: 579.56 lei
- Preț: 373.56 lei
- 20% Preț: 330.23 lei
- 15% Preț: 429.74 lei
- 20% Preț: 607.39 lei
- 20% Preț: 538.29 lei
- Preț: 389.48 lei
- 20% Preț: 326.98 lei
- 20% Preț: 1386.07 lei
- 20% Preț: 1003.66 lei
- 20% Preț: 567.60 lei
- 20% Preț: 575.48 lei
- 20% Preț: 571.63 lei
- 20% Preț: 747.79 lei
- 15% Preț: 568.74 lei
- 17% Preț: 360.19 lei
- 20% Preț: 504.57 lei
- 20% Preț: 172.69 lei
- 20% Preț: 369.12 lei
- 20% Preț: 346.40 lei
- 20% Preț: 574.05 lei
- Preț: 402.62 lei
- 20% Preț: 584.40 lei
- 20% Preț: 747.79 lei
- 20% Preț: 809.19 lei
- 20% Preț: 649.49 lei
- 20% Preț: 343.16 lei
- 20% Preț: 309.90 lei
- 20% Preț: 122.89 lei
Preț: 332.97 lei
Preț vechi: 416.21 lei
-20% Nou
Puncte Express: 499
Preț estimativ în valută:
63.72€ • 66.19$ • 52.93£
63.72€ • 66.19$ • 52.93£
Carte tipărită la comandă
Livrare economică 03-17 februarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783540617303
ISBN-10: 3540617302
Pagini: 448
Ilustrații: X, 436 p.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.62 kg
Ediția:1996
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
ISBN-10: 3540617302
Pagini: 448
Ilustrații: X, 436 p.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.62 kg
Ediția:1996
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seria Lecture Notes in Computer Science
Locul publicării:Berlin, Heidelberg, Germany
Public țintă
ResearchCuprins
Portable pipeline synthesis for FCCMs.- Performance-directed technology mapping for LUT-based FPGAs — What role do decomposition and covering play?.- A framework for developing parametrised FPGA libraries.- FACT: Co-evaluation environment for FPGA architecture and CAD system.- An universal CLA adder generator for SRAM-based FPGAs.- An emulation system of the WASMII: A data driven computer on a virtual hardware.- Costum computing machines vs. Hardware/Software Co-Design: From a globalized point of view.- The design of a coprocessor board using Xilinx's XC6200 FPGA — An experience report.- RACE: Reconfigurable and adaptive computing environment.- Computing 2-D DFTs using FPGAs.- CAPpartx: Computer aided prototyping partitioning for Xilinx FPGAs, a hierarchical partitioning tool for rapid prototyping.- Architectural synthesis and efficient circuit implementation for field programmable gate arrays.- RaPiD — Reconfigurable pipelined datapath.- Solving satisfiability problems on FPGAs.- FPGA implementation of the block-matching algorithm for motion estimation in image coding.- Parallel CRC computation in FPGAs.- Coherent demodulation with FPGAs.- The Trianus system and its application to custom computing.- Logic synthesis for FPGAs using a mixed exclusive-/inclusive-OR form.- Flexible codesign target architecture for early prototyping of CMIST systems.- Attempt-1: A reconfigurable multiprocessor testbed.- A slow motion engine for the analysis of FPGA-based prototypes.- Implementing reconfigurable datapaths in FPGAs for adaptive filter design.- A fast constant coefficient multiplier for the XC6200.- Key issues for user acceptance of FPGA design tools.- Reconfigurable DSP demonstrators for the development of spacecraft payload processors.- Reconfigurable logic based fibrechannel network card with sub 2 ?s raw latency.- An asynchronous transfer mode (ATM) stream demultiplexer and switch.- Optically reconfigurable FPGAs: Is this a future trend?.- CCSimP — An instruction-level costum-configurable processor for FPLDs.- Architectural synthesis techniques for dynamically reconfigurable logic.- Fast reconfigurable crossbar switching in FPGAs.- Growable FPGA macro generator.- Architectural strategies for implementing an image processing algorithm on XC6000 FPGA.- A virtual hardware operating system for the Xilinx XC6200.- An experimental programmable environment for prototyping digital circuits.- Migration from schematic-based designs to a VHDL synthesis environment.- ASIC design and FPGA design: A unified design methodology applied to different technologies.- FIR filtering with FPGAs using quadrature sigma-delta modulation encoding.- A new FPGA technology mapping approach by cluster merging.- An EPLD based transient recorder for simulation of video signal processing devices in a VHDL environment close to system level conditions.- Convolutional error decoding with FPGAs.- Metastability characteristics testing for programmable logic design.- Implementing ?? modulator prototype designs on an FPGA.- Design of a VME parameterized library for FPGAs.- Development of a telephone answering machine in a lab — FPGAs in Education.- FPGA design migration: Some remarks.- Concurrent design of hardware/software dedicated systems.- The implementation of a field programmable logic based co-processor for the acceleration of discrete event simulators.- Computing weight distributions of binary linear block codes on a CCM.