Cantitate/Preț
Produs

Formal Methods and Software Engineering: 9th International Conference on Formal Engineering Methods, ICFEM 2007, Boca Raton, Florida, USA, November 14-15, 2007, Proceedings: Lecture Notes in Computer Science, cartea 4789

Editat de Michael Butler, Michael G. Hinchey, Maria M. Larrondo-Petrie
en Limba Engleză Paperback – 7 noi 2007

Din seria Lecture Notes in Computer Science

Preț: 33881 lei

Preț vechi: 42352 lei
-20% Nou

Puncte Express: 508

Preț estimativ în valută:
6484 6744$ 5353£

Carte tipărită la comandă

Livrare economică 14-28 aprilie

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9783540766483
ISBN-10: 3540766480
Pagini: 400
Ilustrații: VIII, 387 p.
Dimensiuni: 155 x 235 x 29 mm
Greutate: 0.59 kg
Ediția:2007
Editura: Springer Berlin, Heidelberg
Colecția Springer
Seriile Lecture Notes in Computer Science, Programming and Software Engineering

Locul publicării:Berlin, Heidelberg, Germany

Public țintă

Research

Cuprins

Invited Talks.- A System Development Process with Event-B and the Rodin Platform.- Challenges in Software Certification.- Security and Knowledge.- Integrating Formal Methods with System Management.- Formal Engineering of XACML Access Control Policies in VDM++.- A Verification Framework for Agent Knowledge.- Embedded Systems.- From Model-Based Design to Formal Verification of Adaptive Embedded Systems.- Machine-Assisted Proof Support for Validation Beyond Simulink.- VeSTA: A Tool to Verify the Correct Integration of a Component in a Composite Timed System.- Testing.- Integrating Specification-Based Review and Testing for Detecting Errors in Programs.- Testing for Refinement in CSP.- Reducing Test Sequence Length Using Invertible Sequences.- Automated Analysis.- Model Checking with SAT-Based Characterization of ACTL Formulas.- Automating Refinement Checking in Probabilistic System Design.- Model Checking in Practice: Analysis of Generic Bootloader Using SPIN.- Model Checking Propositional Projection Temporal Logic Based on SPIN.- Hardware.- A Denotational Semantics for Handel-C Hardware Compilation.- Automatic Generation of Verified Concurrent Hardware.- Modeling and Verification of Master/Slave Clock Synchronization Using Hybrid Automata and Model-Checking.- Concurrency.- Efficient Symbolic Execution of Large Quantifications in a Process Algebra.- Formalizing SANE Virtual Processor in Thread Algebra.- Calculating and Composing Progress Properties in Terms of the Leads-to Relation.- Erratum.- Erratum to: Challenges in Software Certification.