Perspectives, Science and Technologies for Novel Silicon on Insulator Devices: NATO Science Partnership Subseries: 3, cartea 73
Editat de Peter L.F. Hemment, Vladimir S. Lysenko, Alexei N. Nazaroven Limba Engleză Paperback – 31 dec 1999
Din seria NATO Science Partnership Subseries: 3
- 24% Preț: 1567.19 lei
- 18% Preț: 2106.37 lei
- Preț: 393.13 lei
- Preț: 390.63 lei
- 18% Preț: 1849.41 lei
- Preț: 407.19 lei
- 18% Preț: 1228.96 lei
- 18% Preț: 1843.73 lei
- 15% Preț: 642.51 lei
- Preț: 402.76 lei
- 18% Preț: 1829.86 lei
- Preț: 379.48 lei
- 18% Preț: 1224.54 lei
- Preț: 401.42 lei
- 18% Preț: 1841.68 lei
- Preț: 391.99 lei
- 18% Preț: 1234.46 lei
- Preț: 405.28 lei
- Preț: 396.62 lei
- 18% Preț: 1226.73 lei
- 18% Preț: 1233.52 lei
- 18% Preț: 1228.62 lei
- 5% Preț: 377.52 lei
- 18% Preț: 1830.49 lei
- 20% Preț: 336.21 lei
- 18% Preț: 1225.48 lei
- Preț: 397.38 lei
- 18% Preț: 1830.65 lei
- 15% Preț: 650.55 lei
- 5% Preț: 1416.66 lei
Preț: 392.21 lei
Nou
Puncte Express: 588
Preț estimativ în valută:
75.06€ • 78.16$ • 63.44£
75.06€ • 78.16$ • 63.44£
Carte tipărită la comandă
Livrare economică 07-21 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780792361176
ISBN-10: 0792361172
Pagini: 344
Ilustrații: XXII, 344 p.
Dimensiuni: 160 x 240 x 19 mm
Greutate: 0.51 kg
Ediția:Softcover reprint of the original 1st ed. 2000
Editura: SPRINGER NETHERLANDS
Colecția Springer
Seria NATO Science Partnership Subseries: 3
Locul publicării:Dordrecht, Netherlands
ISBN-10: 0792361172
Pagini: 344
Ilustrații: XXII, 344 p.
Dimensiuni: 160 x 240 x 19 mm
Greutate: 0.51 kg
Ediția:Softcover reprint of the original 1st ed. 2000
Editura: SPRINGER NETHERLANDS
Colecția Springer
Seria NATO Science Partnership Subseries: 3
Locul publicării:Dordrecht, Netherlands
Public țintă
ResearchCuprins
Section 1: Innovations in Materials Technologies.- 1.1 Invited “SMART-CUT® Technology: Basic Mechanisms and Applications”.- 1.2 Invited “Polish Stop Technology for Silicon on Silicide on Insulator Structures”.- 1.3 Invited “Homoepitaxy on Porous Silicon with a Buried Oxide Layer: Full-Wafer Scale SOI”.- 1.4 “Structural and Electrical Properties of Silicon on Isolator Structures Manufactured on FZ- and CZ-Silicon by SMART-CUT Technology”.- 1.5 “Development of Linear Sequential Lateral Solidification Technique to Fabricate Quasi-Single-Crystal Super-Thin Si Films for High-Performance Thin Film Transistor Devices”.- Section 2: Economics and Innovation Applications.- 2.1 Invited “Low Temperature Polysilicon Technology: A Low Cost SOI Technology?”.- 2.2 Invited “A Novel Low Cost Process for the Production of Semiconductor Polycrystalline Silicon from Recycled Industrial Waste”.- 2.3 Invited “Tetrahedrally Bonded Amorphous Carbon for Electronic Applications”.- 2.4 Invited “Diamond Based Silicon-on-Insulator Materials and Devices”.- 2.5 Invited “Low-Temperature Processing of Crystalline Si Films on Glass for Electronic Applications”.- 2.6“?-SiC on SiO2 Fonned by Ion Implantation and Bonding for Micromechanics Applications”.- 2.7 “Laser Recrystallised Polysilicon Layers for Sensor Applications: Electrical and Piezoelectric Characterisation”.- Section 3: Characterisation Methods for SOI.- 3.1 Invited “Optical Spectroscopy of SOI Materials”.- 3.2 Invited “Computer Simulation of Oxygen Redistribution in SOI Structures”.- 3.3 Invited “Electrical Instabilities in Silicon-on-Insulator Structures and Devices During Voltage and Temperature Stressing”.- 3.4 “Hydrogen as a Diagnostic Tool in Analysing SOI Structures”.- 3.5“Back Gate Voltage Influence on the LDD SOI NMOSFET Series Resistance Extraction from 150 to 300 K”.- 3.6 “Characterisation of Porous Silicon Layers Containing a Buried Oxide Layer”.- 3.7 “Total-Dose Radiation Response of Multilayer Buried Insulators”.- 3.8 “Recombination Current in Fully-Depleted SOI Diodes: Compact Model and Lifetime Extraction”.- 3.9 “Investigation of the Structural and Chemical Properties of SOI Materials by Ellipsometry”.- 3.10 “Experimental Investigation and Modelling of Coplanar Transmission Lines on SOI Technologies for RF Applications”.- Section 4: Perspectives for SOI Structures and Devices.- 4.1 Invited “Perspectives of Silicon-on-Insulator Technologies for Cryogenic Electronics”.- 4.2 Invited “SOI CMOS for High-Temperature Applications”.- 4.3 Invited “Quantum Effect Devices on SOI Substrates with an Ultrathin Silicon Layer”.- 4.4 Invited “Wafer Bonding for Micro-ElectroMechanical Systems (MEMS)”.- 4.5 “A Comprehensive Analysis of the High-Temperature Off-State and Subthreshold Characteristics of SOI MOSFETs”.- 4.6 “Influence of Silicon Film Parameters on C-V Characteristics of Partially Depleted SOI MOSFETs”.- 4.7 “Effect of Shallow Oxide Traps on the Low-Temperature Operation of SOI Transistors”.- 4.8 “Nanoscale Wave-Ordered Structures on SOI”.- 4.9 “Thin Partial SOI Power Devices for High Voltage Integrated Circuits”.- Keyword Index.- Author Index.