Cantitate/Preț
Produs

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Autor Lionel Bening, Harry D. Foster
en Limba Engleză Paperback – 23 mar 2013
System designers, computer scientists and engineers have c- tinuously invented and employed notations for modeling, speci- ing, simulating, documenting, communicating, teaching, verifying and controlling the designs of digital systems. Initially these s- tems were represented via electronic and fabrication details. F- lowing C. E. Shannon’s revelation of 1948, logic diagrams and Boolean equations were used to represent digital systems in a fa- ion that de-emphasized electronic and fabrication detail while revealing logical behavior. A small number of circuits were made available to remove the abstraction of these representations when it was desirable to do so. As system complexity grew, block diagrams, timing charts, sequence charts, and other graphic and symbolic notations were found to be useful in summarizing the gross features of a system and describing how it operated. In addition, it always seemed necessary or appropriate to augment these documents with lengthy verbal descriptions in a natural language. While each notation was, and still is, a perfectly valid means of expressing a design, lack of standardization, conciseness, and f- mal definitions interfered with communication and the understa- ing between groups of people using different notations. This problem was recognized early and formal languages began to evolve in the 1950s when I. S. Reed discovered that flip-flop input equations were equivalent to a register transfer equation, and that xvi tor-like notation. Expanding these concepts Reed developed a no- tion that became known as a Register Transfer Language (RTL).
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (2) 62096 lei  6-8 săpt.
  Springer Us – 12 apr 2013 62096 lei  6-8 săpt.
  Springer Us – 23 mar 2013 91799 lei  6-8 săpt.
Hardback (1) 92507 lei  6-8 săpt.
  Springer Us – 31 mai 2001 92507 lei  6-8 săpt.

Preț: 91799 lei

Preț vechi: 111951 lei
-18% Nou

Puncte Express: 1377

Preț estimativ în valută:
17570 18313$ 14626£

Carte tipărită la comandă

Livrare economică 04-18 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781475774184
ISBN-10: 1475774184
Pagini: 308
Ilustrații: XXIV, 282 p.
Dimensiuni: 155 x 235 x 16 mm
Greutate: 0.44 kg
Ediția:2nd ed. 2001. Softcover reprint of the original 2nd ed. 2001
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

The Verification Process.- Coverage, Events and Assertions.- RTL Methodology Basics.- RTL Logic Simulation.- RTL Formal Verification.- Verifiable RTL Style.- The Bad Stuff.- Verifiable RTL Tutorial.- Principles of Verifiable RTL Design.