Rapid Prototyping of Digital Systems: SOPC Edition
Autor James O. Hamblen, Tyson S. Hall, Michael D. Furmanen Limba Engleză Paperback – 31 oct 2007
Featuring four accelerated tutorials on the Quartus II and Nios II design environments, this edition progresses from introductory programmable logic to full-scale SOPC design integrating hardware implementation, software development, operating system support, state-of-the-art I/O, and IP cores.
This edition features Altera's new 7.1 Quartus II CAD and Nios II SOPC tools and includes projects for Altera's DE1, DE2, UP3, UP2, and UP1 FPGA development boards.
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (2) | 406.25 lei 6-8 săpt. | |
Springer Us – 30 sep 2005 | 406.25 lei 6-8 săpt. | |
Springer Us – 31 oct 2007 | 482.97 lei 6-8 săpt. |
Preț: 482.97 lei
Preț vechi: 568.20 lei
-15% Nou
Puncte Express: 724
Preț estimativ în valută:
92.44€ • 96.13$ • 77.35£
92.44€ • 96.13$ • 77.35£
Carte tipărită la comandă
Livrare economică 14-28 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780387726700
ISBN-10: 0387726705
Pagini: 411
Ilustrații: XVII, 411 p. With online files/update.
Dimensiuni: 178 x 254 x 23 mm
Greutate: 0.75 kg
Ediția:2008
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
ISBN-10: 0387726705
Pagini: 411
Ilustrații: XVII, 411 p. With online files/update.
Dimensiuni: 178 x 254 x 23 mm
Greutate: 0.75 kg
Ediția:2008
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
Public țintă
Lower undergraduateCuprins
Tutorial I: The 15 Minute Design.- FPGA Development Board Hardware and I/O Features.- Programmable Logic Technology.- Tutorial II: Sequential Design and Hierarchy.- FPGAcore Library Functions.- Using VHDL for Synthesis of Digital Hardware.- Using Verilog for Synthesis of Digital Hardware.- State Machine Design: The Electric Train Controller.- A Simple Computer Design: The ?P 3.- VGA Video Display Generation using FPGAs.- Interfacing to the PS/2 Keyboard and Mouse.- Legacy Digital I/O Interfacing Standards.- FPGA Robotics Projects.- A RISC Design: Synthesis of the MIPS Processor Core.- Introducing System-on-a-Programmable-Chip.- Tutorial III: Nios II Processor Software Development.- Tutorial IV: Nios II Processor Hardware Design.- Operating System Support for SOPC Design.
Textul de pe ultima copertă
RAPID PROTOTYPING OF DIGITAL SYSTEMS provides an exciting and challenging environment for rapidly adapting System-on-a-Programmable Chip (SOPC) technology to existing designs or integrating the new design methods into a laboratory component for digital logic, computer and embedded-design curriculums.
New to this edition is an introduction to embedded operating systems for SOPC designs.
Featuring four accelerated tutorials on the Quartus II and Nios II design environments, this edition progresses from introductory programmable logic to full-scale SOPC design seamlessly integrating hardware implementation, software development, operating system support, state-of-the-art I/O, and IP cores.
This edition features Altera's new 7.1 Quartus II CAD and Nios II SOPC tools and includes projects for Altera's DE1, DE2, UP3, UP2, and UP1 FPGA development boards.
New to this edition is an introduction to embedded operating systems for SOPC designs.
Featuring four accelerated tutorials on the Quartus II and Nios II design environments, this edition progresses from introductory programmable logic to full-scale SOPC design seamlessly integrating hardware implementation, software development, operating system support, state-of-the-art I/O, and IP cores.
This edition features Altera's new 7.1 Quartus II CAD and Nios II SOPC tools and includes projects for Altera's DE1, DE2, UP3, UP2, and UP1 FPGA development boards.
Caracteristici
Includes Student Laboratory Tutorials and Projects using the latest CAD tools and newest FPGA boards from Altera Integrates student projects into the textbook and software Covers SoPC design using processor cores and C application programs Provides information on porting RTOS to an FPGA processor core Includes supplementary material: sn.pub/extras