Cantitate/Preț
Produs

Run-time Adaptation for Reconfigurable Embedded Processors

Autor Lars Bauer, Jörg Henkel
en Limba Engleză Paperback – 28 noi 2014
Embedded processors are the heart of embedded systems. Reconfigurable embedded processors comprise an extended instruction set that is implemented using a reconfigurable fabric (similar to a field-programmable gate array, FPGA). This book presents novel concepts, strategies, and implementations to increase the run-time adaptivity of reconfigurable embedded processors. Concepts and techniques are presented in an accessible, yet rigorous context. A complex, realistic H.264 video encoder application with a high demand for adaptivity is presented and used as an example for motivation throughout the book. A novel, run-time system is demonstrated to exploit the potential for adaptivity and particular approaches/algorithms are presented to implement it.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 61984 lei  6-8 săpt.
  Springer – 28 noi 2014 61984 lei  6-8 săpt.
Hardback (1) 62585 lei  6-8 săpt.
  Springer – 10 dec 2010 62585 lei  6-8 săpt.

Preț: 61984 lei

Preț vechi: 72921 lei
-15% Nou

Puncte Express: 930

Preț estimativ în valută:
11864 12365$ 9876£

Carte tipărită la comandă

Livrare economică 04-18 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781489981998
ISBN-10: 1489981993
Pagini: 248
Ilustrații: XXI, 223 p.
Dimensiuni: 155 x 235 x 13 mm
Greutate: 0.35 kg
Ediția:2011
Editura: Springer
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

Introduction.- Background and related work.- Modular Special Instructions.- The RISPP Run-time System.- RISPP Architecture Details.- Benchmarks and Comparisons.- Conclusion and outlook.

Textul de pe ultima copertă

Run-time Adaptation for Reconfigurable Embedded Processorsby: Lars BauerJörg Henkel Embedded processors are the heart of embedded systems. Reconfigurable embedded processors comprise an extended instruction set that is implemented using a reconfigurable fabric (similar to a field-programmable gate array, FPGA). This book presents novel concepts, strategies, and implementations to increase the run-time adaptivity of reconfigurable embedded processors. Concepts and techniques are presented in an accessible, yet rigorous context. A complex, realistic H.264 video encoder application with a high demand for adaptivity is presented and used as an example for motivation throughout the book. A novel, run-time system is demonstrated to exploit the potential for adaptivity and particular approaches/algorithms are presented to implement it. •Presents a new approach to increase the adaptivity of embedded processors;•Describes a novel approach to increasing the adaptivity for reconfigurable processors, explained in a very visual/imaginable manner, as well a very precise/formal manner;•Presents a complex, realistic H.264 video encoder application with a high demand for adaptivity and uses that example for motivation/in-depth evaluation throughout the book;•Describes a novel run-time system that exploits the potential for adaptivity and particular approaches/algorithms to implement it.

Caracteristici

Presents a new approach to increase the adaptivity of embedded processors Describes a novel approach to increasing the adaptivity for reconfigurable processors, explained in a very visual/imaginable manner, as well a very precise/formal manner Presents a complex, realistic H.264 video encoder application with a high demand for adaptivity and uses that example for motivation/in-depth evaluation throughout the book Includes supplementary material: sn.pub/extras