SOC Design Methodologies: IFIP TC10 / WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on-Chip (VLSI-SOC’01) December 3–5, 2001, Montpellier, France: IFIP Advances in Information and Communication Technology, cartea 90
Editat de Michel Robert, Bruno Rouzeyre, Christian Piguet, Marie-Lise Flottesen Limba Engleză Paperback – 6 mar 2013
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 1201.36 lei 6-8 săpt. | |
Springer Us – 6 mar 2013 | 1201.36 lei 6-8 săpt. | |
Hardback (1) | 1205.57 lei 6-8 săpt. | |
Springer Us – 31 iul 2002 | 1205.57 lei 6-8 săpt. |
Din seria IFIP Advances in Information and Communication Technology
- 20% Preț: 170.51 lei
- 20% Preț: 615.74 lei
- 20% Preț: 333.46 lei
- Preț: 389.39 lei
- 20% Preț: 329.26 lei
- 20% Preț: 334.10 lei
- 20% Preț: 503.41 lei
- 17% Preț: 523.40 lei
- 20% Preț: 502.06 lei
- 17% Preț: 488.96 lei
- 20% Preț: 501.04 lei
- 20% Preț: 403.20 lei
- 20% Preț: 1162.12 lei
- 20% Preț: 1262.11 lei
- 18% Preț: 1202.31 lei
- 20% Preț: 1255.99 lei
- 18% Preț: 1199.35 lei
- 18% Preț: 933.71 lei
- 18% Preț: 933.88 lei
- 18% Preț: 925.84 lei
- 18% Preț: 929.07 lei
- 15% Preț: 632.42 lei
- 18% Preț: 940.66 lei
- 20% Preț: 1261.97 lei
- 20% Preț: 978.45 lei
- 18% Preț: 930.00 lei
- 20% Preț: 1257.76 lei
- 20% Preț: 975.71 lei
- 15% Preț: 632.73 lei
- 20% Preț: 1250.82 lei
- 20% Preț: 1883.92 lei
- 20% Preț: 1259.86 lei
- 18% Preț: 937.29 lei
- 18% Preț: 927.55 lei
- 18% Preț: 1199.52 lei
- 20% Preț: 1251.96 lei
- 18% Preț: 933.71 lei
- 18% Preț: 928.77 lei
- 20% Preț: 1266.32 lei
- 18% Preț: 936.81 lei
- 20% Preț: 632.73 lei
- 18% Preț: 1210.19 lei
- 20% Preț: 1258.40 lei
- 18% Preț: 1206.05 lei
- 20% Preț: 972.96 lei
- 20% Preț: 1262.79 lei
- 20% Preț: 967.16 lei
- 18% Preț: 1796.10 lei
- 20% Preț: 1265.99 lei
Preț: 1201.36 lei
Preț vechi: 1465.08 lei
-18% Nou
Puncte Express: 1802
Preț estimativ în valută:
229.96€ • 241.40$ • 189.96£
229.96€ • 241.40$ • 189.96£
Carte tipărită la comandă
Livrare economică 30 ianuarie-13 februarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9781475765304
ISBN-10: 1475765304
Pagini: 496
Ilustrații: XX, 480 p.
Dimensiuni: 155 x 235 x 26 mm
Greutate: 0.69 kg
Ediția:Softcover reprint of the original 1st ed. 2002
Editura: Springer Us
Colecția Springer
Seria IFIP Advances in Information and Communication Technology
Locul publicării:New York, NY, United States
ISBN-10: 1475765304
Pagini: 496
Ilustrații: XX, 480 p.
Dimensiuni: 155 x 235 x 26 mm
Greutate: 0.69 kg
Ediția:Softcover reprint of the original 1st ed. 2002
Editura: Springer Us
Colecția Springer
Seria IFIP Advances in Information and Communication Technology
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
Architecture for Signal & Image Processing.- Two ASIC for Low and Middle Levels of Real Time Image Processing.- 64 × 64 Pixels General Purpose Digital Vision Chip.- A Vision System on Chip for Industrial Control.- Fast Recursive Implementation of the Gaussian Filter.- Dynamically Re-configurable Architectures.- A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals.- Dynamically Reconfigurable Architectures for Digital Signal Processing Applications.- Reconfigurable Architecture Using High Speed FPGA.- CAD Tools.- Design Technology for Systems-on-Chip.- Distributed Collaborative Design over Cave2 Framework.- High Performance Java Hardware Engine and Software Kernel for Embedded Systems.- An Object-Oriented Methodology for Modeling the Precise Behavior of Processor Architectures.- Interconnect Capacitance Modelling in a VDSM CMOS Technology.- IP Design & Reuse.- Abstract Communication Model and Automatic Interface generation for IP integration in Hardware/Software Co-design.- An Evolutionary Approach for Pareto-optimal Configurations in SOC Platforms.- Design of a Branch-Based Carry-Select Adder IP Portable in 0.25 ?m Bulk and Silicon-On-Insulator CMOS Technologies.- High Level Design Methodologies.- A Standardized Co-simulation Backbone.- Automatic Code-Transformation and Architecture Refinement for Application-Specific Multiprocessor SoCs with Shared Memory.- Power Issues.- Modeling Power Dynamics for an Embedded DSP Processor Core. An Empirical Model.- Power Consumption Model for the DSP OAK Processor.- Design for Specific Constraints.- Integration of Robustness in the Design of a Cell.- Impact of Technology Spreading on MEMS design Robustness.- Architectures.- A New Efficient VLSI Architecture for Full Search Block Matching Motion Estimation.-Design Considerations of a Low-Complexity, Low-Power Integer Turbo Decoder.- Low Power, Low Voltage.- Low-Voltage Embedded-RAM Technology: Present and Future.- Low-Voltage 0,25 ?m CMOS Improved Power Adaptive Issue Queue for Embedded Microprocessors.- Gate Sizing for Low Power Design.- Timing Issues.- Modeling and Design of Asynchronous Priority Arbiters for On-Chip Communication Systems.- Feasible Delay Bound Definition.- Advance in Mixed Signal.- CMOS Mixed-signal Circuits Design on a Digital Array Using Minimum Transistors.- A VHDL-AMS Case Study: The Incremental Design of an Efficient 3rd Generation MOS Model of a Deep Sub Micron Transistor.- Verification & Validation.- Speeding Up Verification of RTL Designs by Computing One-to-one Abstractions with Reduced Signal Widths.- Functional Test Generation using Constraint Logic Programming.- Test.- An Industrial Approach to Core-Based System Chip Testing.- Power-Constrained Test Scheduling for SoCs Under a “no session” Scheme.- Random Adjacent Sequences: An Efficient Solution for Logic BIST.- On-chip Generator of a Saw-Tooth Test Stimulus for ADC BIST.- Built-in Test of Analog Non-Linear Circuits in a SOC Environment.- Sensors.- Design of a Fast CMOS APS Imager for High Speed Laser Detections.- Noise optimisation of a piezoresistive CMOS MEMS for magnetic field sensing.- Authors Index.- Keywords Index.