VHDL: Hardware Description and Design
Autor Roger Lipsett, Carl F. Schaefer, Cary Usseryen Limba Engleză Hardback – 30 iun 1989
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 918.66 lei 6-8 săpt. | |
Springer Us – 22 ian 2012 | 918.66 lei 6-8 săpt. | |
Hardback (1) | 926.28 lei 6-8 săpt. | |
Springer Us – 30 iun 1989 | 926.28 lei 6-8 săpt. |
Preț: 926.28 lei
Preț vechi: 1129.61 lei
-18% Nou
Puncte Express: 1389
Preț estimativ în valută:
177.29€ • 184.78$ • 147.58£
177.29€ • 184.78$ • 147.58£
Carte tipărită la comandă
Livrare economică 04-18 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780792390305
ISBN-10: 079239030X
Pagini: 299
Ilustrații: XX, 299 p.
Dimensiuni: 156 x 234 x 31 mm
Greutate: 0.68 kg
Ediția:1989
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
ISBN-10: 079239030X
Pagini: 299
Ilustrații: XX, 299 p.
Dimensiuni: 156 x 234 x 31 mm
Greutate: 0.68 kg
Ediția:1989
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
1 — Introduction.- Why VHDL.- Terminology and Conventions.- 2 — A Model of Hardware.- A Model of Behavior.- A Model of Time.- A Model of Structure.- 3 — Basics.- Structure and Behavior.- Data Types and Objects.- Hooking Constructs Together.- Major VHDL Constructs.- Libraries.- 4 — Data Types.- Literals.- Scalar Types.- Composite Types.- Subtypes.- Attributes.- Predefined Operators.- 5 — Behavioral Description.- Process Statements.- Behavioral Modeling — Sequential View.- Behavioral Modeling — Concurrent View.- 6 — Structural Description.- Basic Features of Structural Description.- Regular Structures.- Configuration Specifications.- Default Values and Unconnected Ports.- 7 — Large Scale Design.- Managing Shared Designs.- Visibility and the Analysis Context.- Partitioning a Design.- Sharing Data Within a Design.- Specifying a Design Configuration.- Mixing Structure and Behavior.- 8 — A Complete Example.- The Traffic Light Controller.- Creating the Specification.- Partitioning the Design.- Starting the Implementation.- Setting Up the PLA.- 9 — Advanced Features.- Overloading.- Access Types.- File Types and I/O.- User-Defined Attributes.- Signal-Related Attributes.- Aliases.- Association by Subelement.- Guarded Assignment Statements.- Disconnection Specifications.- Null Transactions.- 10 — VHDL in Use.- A Device Controller.- Setup and Hold Timing.- A Neural Net.- A Systolic Array Multiplier.- Summary.- Appendix A — Predefined Environment261.- Reserved Words.- Attributes.- Type and Subtype Attributes.- Array Attributes.- Signal-Valued Attributes.- Signal-Related Attributes.- Packages.- The Package STANDARD.- The Package TEXTIO.- >Appendix B — VHDL Syntax.- >Appendix C — Suggested Reading.- >Index.
Recenzii
`... this is a most useful publication.'
Journal of Semicustom ICs 8 (3) 1991
Journal of Semicustom ICs 8 (3) 1991