Cantitate/Preț
Produs
Total produse
Vezi coșul
VLSI Design for Video Coding: H.264/AVC Encoding from Standard Specification to Chip de Youn-Long Steve Lin

VLSI Design for Video Coding: H.264/AVC Encoding from Standard Specification to Chip

Autor Youn-Long Steve Lin, Chao-Yang Kao, Hung-Chih Kuo, Jian-Wen Chen
en Limba Engleză Hardback – 12 feb 2010
High definition video requires substantial compression in order to be transmitted or stored economically. Advances in video coding standards from MPEG-1, MPEG-2, MPEG-4 to H.264/AVC have provided ever increasing coding efficiency, at the expense of great computational complexity which can only be delivered through massively parallel processing.
This book will present VLSI architectural design and chip implementation for high definition H.264/AVC video encoding, using a state-of-the-art video application, with complete VLSI prototype, via FPGA/ASIC. It will serve as an invaluable reference for anyone interested in VLSI design and high-level (EDA) synthesis for video.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 70096 lei  6-8 săpt.
  Springer Us – 5 sep 2014 70096 lei  6-8 săpt.
Hardback (1) 62302 lei  6-8 săpt.
  Springer Us – 12 feb 2010 62302 lei  6-8 săpt.

Preț: 62302 lei

Preț vechi: 73296 lei
-15% Nou

Puncte Express: 935
Preț estimativ în valută:
11925€ • 12428$ • 9927£

Carte tipărită la comandă

Livrare economică 04-18 ianuarie 25

 Adaugă în coș

Wish list
Gift list
Am citit!
Adaugă în listă
Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9781441909589
ISBN-10: 1441909583
Pagini: 190
Ilustrații: XI, 176 p.
Dimensiuni: 155 x 235 x 23 mm
Greutate: 0.45 kg
Ediția:2010
Editura: Springer Us
Colecția Springer
Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

to Video Coding and H.264/AVC.- Intra Prediction.- Integer Motion Estimation.- Fractional Motion Estimation.- Motion Compensation.- Transform Coding.- Deblocking Filter.- CABAC Encoder.- System Integration.

Recenzii

From the reviews:
“An academic project of developing an application-specific VLSI architecture for H.264/AVC video encoding is described in the book. … The book addresses to researchers, educators, and developers in video coding systems, hardware accelerators for image/video processing, and high-level synthesis of VLSI. Especially, those who are interested in state-of-the-art parallel architecture and implementation of intra prediction, integer motion estimation, fractional motion estimation, discrete cosine transform, context-adaptive binary arithmetic coding, and deblocking filter will find design ideas from this book.” (Eleonor Ciurea, Zentralblatt MATH, Vol. 1191, 2010)

Textul de pe ultima copertă

Back Cover Copy
VLSI Design for Video Coding
By:
Youn-Long Lin
Chao-Yang Kao
Jian-Wen Chen
Hung-Chih Kuo
High definition video requires substantial compression in order to be transmitted or stored economically. Advances in video coding standards from MPEG-1, MPEG-2, MPEG-4 to H.264/AVC have provided ever increasing coding efficiency, at the expense of great computational complexity which can only be delivered through massively parallel processing.
This book presents VLSI architectural design and chip implementation for high definition H.264/AVC video encoding with a complete FPGA prototype. It serves as an invaluable reference for anyone interested in VLSI design for video coding.
• Presents state-of-the-art VLSI architectural design and chip implementation for high definition H.264/AVC video encoding;
• Employs massively parallel processing to deliver 1080pHD, with efficient design that can be prototyped via FPGA;
• Every subsystem is presented from standard specification, algorithmic description, design considerations, timing planning, block diagram to test-bench verification;

Caracteristici

Presents state-of-the-art VLSI architectural design and chip implementation for high definition H.264/AVC video encoding Employs massively parallel processing to deliver up to 33 million pixels, with efficient design that can be prototyped via FPGA Every subsystem is presented from standard specification, algorithmic description, design considerations, timing planning, block diagram to test-bench verification Verilog RTL codes and testbenches available for download