VLSI-SoC: Design Trends: 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6–9, 2020, Revised and Extended Selected Papers: IFIP Advances in Information and Communication Technology, cartea 621
Editat de Andrea Calimera, Pierre-Emmanuel Gaillardon, Kunal Korgaonkar, Shahar Kvatinsky, Ricardo Reisen Limba Engleză Paperback – 15 iul 2022
*The conference was held virtually.
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 820.50 lei 6-8 săpt. | |
Springer International Publishing – 15 iul 2022 | 820.50 lei 6-8 săpt. | |
Hardback (1) | 826.95 lei 6-8 săpt. | |
Springer International Publishing – 15 iul 2021 | 826.95 lei 6-8 săpt. |
Din seria IFIP Advances in Information and Communication Technology
- 20% Preț: 170.51 lei
- 20% Preț: 615.74 lei
- 20% Preț: 340.32 lei
- Preț: 397.38 lei
- 20% Preț: 336.02 lei
- 20% Preț: 340.98 lei
- 20% Preț: 503.41 lei
- 17% Preț: 523.40 lei
- 20% Preț: 502.06 lei
- 17% Preț: 488.96 lei
- 20% Preț: 501.04 lei
- 20% Preț: 403.20 lei
- 15% Preț: 708.83 lei
- 20% Preț: 1162.12 lei
- 20% Preț: 1288.25 lei
- 18% Preț: 1227.21 lei
- 20% Preț: 1282.00 lei
- 18% Preț: 1224.18 lei
- 18% Preț: 953.03 lei
- 18% Preț: 953.20 lei
- 18% Preț: 944.99 lei
- 18% Preț: 948.29 lei
- 15% Preț: 645.47 lei
- 18% Preț: 960.13 lei
- 20% Preț: 1288.11 lei
- 20% Preț: 998.70 lei
- 18% Preț: 949.23 lei
- 20% Preț: 1283.81 lei
- 20% Preț: 995.89 lei
- 15% Preț: 645.79 lei
- 20% Preț: 1276.74 lei
- 20% Preț: 1922.99 lei
- 20% Preț: 1285.97 lei
- 18% Preț: 956.69 lei
- 18% Preț: 946.72 lei
- 18% Preț: 1224.36 lei
- 20% Preț: 1277.89 lei
- 18% Preț: 953.03 lei
- 18% Preț: 947.98 lei
- 20% Preț: 1292.54 lei
- 18% Preț: 956.18 lei
- 20% Preț: 645.79 lei
- 18% Preț: 1235.25 lei
- 20% Preț: 1284.47 lei
- 18% Preț: 1231.01 lei
- 20% Preț: 993.09 lei
- 20% Preț: 1288.94 lei
- 20% Preț: 987.17 lei
- 18% Preț: 1833.33 lei
Preț: 820.50 lei
Preț vechi: 1025.63 lei
-20% Nou
Puncte Express: 1231
Preț estimativ în valută:
157.04€ • 163.33$ • 131.60£
157.04€ • 163.33$ • 131.60£
Carte tipărită la comandă
Livrare economică 13-27 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9783030816438
ISBN-10: 3030816435
Ilustrații: XVIII, 364 p. 209 illus., 139 illus. in color.
Dimensiuni: 155 x 235 mm
Greutate: 0.54 kg
Ediția:1st ed. 2021
Editura: Springer International Publishing
Colecția Springer
Seria IFIP Advances in Information and Communication Technology
Locul publicării:Cham, Switzerland
ISBN-10: 3030816435
Ilustrații: XVIII, 364 p. 209 illus., 139 illus. in color.
Dimensiuni: 155 x 235 mm
Greutate: 0.54 kg
Ediția:1st ed. 2021
Editura: Springer International Publishing
Colecția Springer
Seria IFIP Advances in Information and Communication Technology
Locul publicării:Cham, Switzerland
Cuprins
Low-Power High-Speed ADCs for ADC-Based Wireline Receivers in 22nm FDSOI.- A 125 pJ/b Mixed-Mode MCMC MIMO Detector with Relaxed DSP.- Low Power Current-Mode Relaxation Oscillators for Temperature and Supply Voltage Monitoring.- Fully-Autonomous SoC Synthesis using Customizable Cell-Based Analog and Mixed-signal Circuits Generation.- Assessing the Configuration Space of the Open Source NVDLA Deep Learning Accelerator on a Mainstream MPSoC Platform.- SAT-Based Mapping of Data-Flow Graph onto Coarse-Grained Reconfigurable Array.- Learning Based Timing Closure on Relative Timed Design.- Multilevel Signalling for High-Speed Chiplet-to-Chiplet Communication.- From Informal Specifications to an ABV Framework for Industrial Firmware Verification.- Modular Functional Testing: Targeting the Small Embedded Memories in GPUs.- RAT: A Lightweight Architecture Independent System-level Soft Error Mitigation Technique.- SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption.- 3D Nanofabric: Layout Challenges and Solutions for Ultra-Scaled Logic Designs.- 3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model.- Statistical Array Allocation and Partitioning for Compute In-Memory Fabrics.- A Technology Backward-Compatible Compilation Flow for Processing-In-Memory.