Algorithms for Synthesis and Testing of Asynchronous Circuits: The Springer International Series in Engineering and Computer Science, cartea 232
Autor Luciano Lavagno, Alberto L. Sangiovanni-Vincentellien Limba Engleză Hardback – 30 iun 1993
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 1355.24 lei 6-8 săpt. | |
Springer Us – 27 sep 2012 | 1355.24 lei 6-8 săpt. | |
Hardback (1) | 1362.20 lei 6-8 săpt. | |
Springer Us – 30 iun 1993 | 1362.20 lei 6-8 săpt. |
Din seria The Springer International Series in Engineering and Computer Science
- Preț: 119.97 lei
- 24% Preț: 1041.90 lei
- 20% Preț: 422.79 lei
- Preț: 206.35 lei
- 20% Preț: 313.23 lei
- 20% Preț: 630.47 lei
- 23% Preț: 637.93 lei
- 18% Preț: 1200.75 lei
- 18% Preț: 945.46 lei
- 20% Preț: 633.05 lei
- 18% Preț: 929.55 lei
- 20% Preț: 633.55 lei
- 15% Preț: 624.57 lei
- 20% Preț: 630.80 lei
- 18% Preț: 930.00 lei
- 20% Preț: 631.45 lei
- 20% Preț: 974.74 lei
- 20% Preț: 632.91 lei
- 18% Preț: 927.68 lei
- 20% Preț: 975.39 lei
- 18% Preț: 937.60 lei
- 20% Preț: 631.93 lei
- 15% Preț: 636.39 lei
- 18% Preț: 930.96 lei
- 18% Preț: 1196.59 lei
- 18% Preț: 938.22 lei
- 15% Preț: 630.97 lei
- 18% Preț: 929.24 lei
- 18% Preț: 928.16 lei
- 20% Preț: 1258.58 lei
Preț: 1362.20 lei
Preț vechi: 1661.22 lei
-18% Nou
Puncte Express: 2043
Preț estimativ în valută:
260.69€ • 274.24$ • 217.52£
260.69€ • 274.24$ • 217.52£
Carte tipărită la comandă
Livrare economică 10-24 ianuarie 25
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780792393641
ISBN-10: 0792393643
Pagini: 339
Ilustrații: XIX, 339 p.
Dimensiuni: 155 x 235 x 27 mm
Greutate: 0.71 kg
Ediția:1993
Editura: Springer Us
Colecția Springer
Seria The Springer International Series in Engineering and Computer Science
Locul publicării:New York, NY, United States
ISBN-10: 0792393643
Pagini: 339
Ilustrații: XIX, 339 p.
Dimensiuni: 155 x 235 x 27 mm
Greutate: 0.71 kg
Ediția:1993
Editura: Springer Us
Colecția Springer
Seria The Springer International Series in Engineering and Computer Science
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
1 Introduction.- 1.1 Motivation.- 1.2 Organization.- 2 Overview of The Design Methodology.- 2.1 Signal Transition Graphs.- 2.2 Signal Transition Graph Synthesis.- 2.3 The VMEbus Master Interface Protocol.- 2.4 A Signal Transition Graph Specification for the VMEbus Interface.- 2.5 The Circuit Implementation of the VMEbus Master Interface.- 3 Previous Work.- 3.1 Circuit Model Taxonomy.- 3.2 Definitions.- 3.3 The Huffman Model for Asynchronous Circuits.- 3.4 Micropipelines.- 3.5 Speed-independent Circuits.- 3.6 Delay-insensitive Circuits.- 3.7 Hazard Analysis in Asynchronous Circuits.- 3.8 Conclusion.- 4 The Signal Transition Graph Model.- 4.1 A Low-level Model for Asynchronous Systems.- 4.2 Modeling Asynchronous Logic Circuits.- 4.3 A High-level Behavioral Model for Asynchronous Systems.- 4.4 Classification of Models of Asynchronous Circuits.- 4.5 Signal Transition Graphs and Change Diagrams.- 4.6 Conclusion.- 5 The State Encoding Methodology.- 5.1 Overview of the State Encoding Methodology.- 5.2 From Signal Transition Graphs to Finite State Machines.- 5.3 Constrained Finite State Machine Minimization.- 5.4 State Signal Insertion.- 5.5 Experimental Results.- 6 The Synthesis Methodology.- 6.1 Hazard Analysis and Signal Transition Graphs.- 6.2 Circuit Implementation of the Next State Function.- 6.3 Static Hazard Detection in the Circuit Implementation.- 6.4 Hazard Elimination by Delay Padding.- 6.5 Dynamic Hazard Analysis.- 6.6 Experimental Results.- 7 The Design For Testability Methodology.- 7.1 Definitions and Notation.- 7.2 A Procedure Guaranteed to Generate an HFRPDFT Circuit.- 7.3 Heuristic Procedures to Improve HFRPDFT Testability.- 7.4 A Procedure Guaranteed to Generate an RGDFT Circuit.- 7.5 Design for Delay Testability Methodology.- 7.6 Experimental Results.- 8 Conclusions.- References.