Cantitate/Preț
Produs

Algorithms for Synthesis and Testing of Asynchronous Circuits: The Springer International Series in Engineering and Computer Science, cartea 232

Autor Luciano Lavagno, Alberto L. Sangiovanni-Vincentelli
en Limba Engleză Hardback – 30 iun 1993
Since the second half of the 1980s asynchronous circuits have been the subject of a great deal of research following a period of relative oblivion. The lack of interest in asynchronous techniques was motivated by the progressive shift towards synchronous design techniques that had much more structure and were much easier to verify and synthesize. System design requirements made it impossible to eliminate totally the use of asynchronous circuits. Given the objective difficulty encountered by designers, the asynchronous components of electronic systems such as interfaces became a serious bottleneck in the design process. The use of new models and some theoretical breakthroughs made it possible to develop asynchronous design techniques that were reliable and effective. This book describes a variety of mathematical models and of algorithms that form the backbone and the body of a new design methodology for asyn­ chronous design. The book is intended for asynchronous hardware designers, for computer-aided tool experts, and for digital designers interested in ex­ ploring the possibility of designing asynchronous circuits. It requires a solid mathematical background in discrete event systems and algorithms. While the book has not been written as a textbook, nevertheless it could be used as a reference book in an advanced course in logic synthesis or asynchronous design.
Citește tot Restrânge

Toate formatele și edițiile

Toate formatele și edițiile Preț Express
Paperback (1) 135524 lei  6-8 săpt.
  Springer Us – 27 sep 2012 135524 lei  6-8 săpt.
Hardback (1) 136220 lei  6-8 săpt.
  Springer Us – 30 iun 1993 136220 lei  6-8 săpt.

Din seria The Springer International Series in Engineering and Computer Science

Preț: 136220 lei

Preț vechi: 166122 lei
-18% Nou

Puncte Express: 2043

Preț estimativ în valută:
26069 27424$ 21752£

Carte tipărită la comandă

Livrare economică 10-24 ianuarie 25

Preluare comenzi: 021 569.72.76

Specificații

ISBN-13: 9780792393641
ISBN-10: 0792393643
Pagini: 339
Ilustrații: XIX, 339 p.
Dimensiuni: 155 x 235 x 27 mm
Greutate: 0.71 kg
Ediția:1993
Editura: Springer Us
Colecția Springer
Seria The Springer International Series in Engineering and Computer Science

Locul publicării:New York, NY, United States

Public țintă

Research

Cuprins

1 Introduction.- 1.1 Motivation.- 1.2 Organization.- 2 Overview of The Design Methodology.- 2.1 Signal Transition Graphs.- 2.2 Signal Transition Graph Synthesis.- 2.3 The VMEbus Master Interface Protocol.- 2.4 A Signal Transition Graph Specification for the VMEbus Interface.- 2.5 The Circuit Implementation of the VMEbus Master Interface.- 3 Previous Work.- 3.1 Circuit Model Taxonomy.- 3.2 Definitions.- 3.3 The Huffman Model for Asynchronous Circuits.- 3.4 Micropipelines.- 3.5 Speed-independent Circuits.- 3.6 Delay-insensitive Circuits.- 3.7 Hazard Analysis in Asynchronous Circuits.- 3.8 Conclusion.- 4 The Signal Transition Graph Model.- 4.1 A Low-level Model for Asynchronous Systems.- 4.2 Modeling Asynchronous Logic Circuits.- 4.3 A High-level Behavioral Model for Asynchronous Systems.- 4.4 Classification of Models of Asynchronous Circuits.- 4.5 Signal Transition Graphs and Change Diagrams.- 4.6 Conclusion.- 5 The State Encoding Methodology.- 5.1 Overview of the State Encoding Methodology.- 5.2 From Signal Transition Graphs to Finite State Machines.- 5.3 Constrained Finite State Machine Minimization.- 5.4 State Signal Insertion.- 5.5 Experimental Results.- 6 The Synthesis Methodology.- 6.1 Hazard Analysis and Signal Transition Graphs.- 6.2 Circuit Implementation of the Next State Function.- 6.3 Static Hazard Detection in the Circuit Implementation.- 6.4 Hazard Elimination by Delay Padding.- 6.5 Dynamic Hazard Analysis.- 6.6 Experimental Results.- 7 The Design For Testability Methodology.- 7.1 Definitions and Notation.- 7.2 A Procedure Guaranteed to Generate an HFRPDFT Circuit.- 7.3 Heuristic Procedures to Improve HFRPDFT Testability.- 7.4 A Procedure Guaranteed to Generate an RGDFT Circuit.- 7.5 Design for Delay Testability Methodology.- 7.6 Experimental Results.- 8 Conclusions.- References.