Analog Device-Level Layout Automation: The Springer International Series in Engineering and Computer Science, cartea 263
Autor John M. Cohn, David J. Garrod, Rob A. Rutenbar, Rick Carleyen Limba Engleză Hardback – 31 ian 1994
Toate formatele și edițiile | Preț | Express |
---|---|---|
Paperback (1) | 945.14 lei 6-8 săpt. | |
Springer Us – 27 sep 2012 | 945.14 lei 6-8 săpt. | |
Hardback (1) | 953.65 lei 6-8 săpt. | |
Springer Us – 31 ian 1994 | 953.65 lei 6-8 săpt. |
Din seria The Springer International Series in Engineering and Computer Science
- 24% Preț: 1041.97 lei
- 20% Preț: 643.50 lei
- 18% Preț: 1225.62 lei
- 18% Preț: 965.02 lei
- 20% Preț: 646.12 lei
- 18% Preț: 948.79 lei
- 20% Preț: 646.62 lei
- 15% Preț: 637.46 lei
- 20% Preț: 643.83 lei
- 18% Preț: 949.23 lei
- 20% Preț: 644.48 lei
- 20% Preț: 994.92 lei
- 20% Preț: 645.97 lei
- 18% Preț: 946.87 lei
- 20% Preț: 995.57 lei
- 18% Preț: 956.99 lei
- 20% Preț: 644.98 lei
- 15% Preț: 649.54 lei
- 18% Preț: 950.21 lei
- 18% Preț: 1221.38 lei
- 18% Preț: 957.62 lei
- 15% Preț: 643.99 lei
- 18% Preț: 948.47 lei
- 18% Preț: 947.35 lei
- 20% Preț: 1284.65 lei
- 20% Preț: 1633.95 lei
- 20% Preț: 1285.78 lei
Preț: 953.65 lei
Preț vechi: 1162.99 lei
-18% Nou
Puncte Express: 1430
Preț estimativ în valută:
182.50€ • 189.38$ • 152.54£
182.50€ • 189.38$ • 152.54£
Carte tipărită la comandă
Livrare economică 15-29 martie
Preluare comenzi: 021 569.72.76
Specificații
ISBN-13: 9780792394310
ISBN-10: 0792394313
Pagini: 285
Ilustrații: XVIII, 285 p.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.68 kg
Ediția:1994
Editura: Springer Us
Colecția Springer
Seria The Springer International Series in Engineering and Computer Science
Locul publicării:New York, NY, United States
ISBN-10: 0792394313
Pagini: 285
Ilustrații: XVIII, 285 p.
Dimensiuni: 155 x 235 x 24 mm
Greutate: 0.68 kg
Ediția:1994
Editura: Springer Us
Colecția Springer
Seria The Springer International Series in Engineering and Computer Science
Locul publicării:New York, NY, United States
Public țintă
ResearchCuprins
1 Introduction.- 1.1 Focus.- 1.2 Introduction.- 1.3 Analog Cell Layout: Important Concerns.- 1.4 Semi-Custom Analog Layout Technologies.- 1.5 Layout Strategy.- 1.6 Overview.- 2 Basic Placement.- 2.1 Introduction.- 2.2 Simulated Annealing for Device-Level Placement.- 2.3 Basic Placement Formulation.- 2.4 KOAN Basic Placement Functionality.- 2.5 KOAN Basic Placement Results.- 2.6 Summary.- 3 Topological Placement.- 3.1 Introduction.- 3.2 Modeling Topological Constraints.- 3.3 Placement for Device Matching.- 3.4 Placement for Layout Symmetry.- 3.5 Placement for System-Level Topological Constraints.- 3.6 General Implementation Issues.- 3.7 Topologically-Constrained Results.- 3.8 Summary.- 4 Geometry Sharing Placement.- 4.1 Introduction.- 4.2 Geometry Sharing Optimizations in Analog VLSI Layout.- 4.3 Supporting Geometry Sharing Optimizations.- 4.4 Geometry Sharing Results.- 4.5 Placement Optimization Dynamics.- 4.6 Summary.- 5 Line-Expansion Routing.- 5.1 Line-Expansion Routing.- 5.2 Basic Path Finding.- 5.3 Other Basic Routing Issues.- 5.4 Results.- 5.5 Summary.- 6 Integrated Rerouting.- 6.1 Need for Ripup.- 6.2 Rip-up Methodologies.- 6.3 Integrated Rip-up in ANAGRAM II.- 6.4 Embedding: Controlling Rip-up/Reroute.- 6.5 Summary.- 7 Symmetric Routing.- 7.1 Thermal Matching.- 7.2 Parametric Device Matching.- 7.3 Symmetric Placement.- 7.4 Symmetric Routing: Motivations.- 7.5 Symmetric Routing in ANAGRAM II.- 7.6 Routability Issues in Symmetric Routing.- 7.7 Results.- 7.8 Summary.- 8 Crosstalk Avoidance Routing.- 8.1 Crosstalk Avoidance Routing: Background.- 8.2 Crosstalk Avoidance in ANAGRAM II.- 8.3 Path Finding and Crosstalk Penalties.- 8.4 Results.- 8.5 Summary.- 9 Additional KOAN/ANAGRAM II Results.- 9.1 Introduction.- 9.2 System-Level Overview.- 9.3 Scaling behavior.- 9.4Additional Comparisons with Manual Layout.- 9.5 Technology Remapping.- 9.6 Fabrication Example.- 9.7 Incremental re-spacing.- 9.8 Summary.- 10 Conclusions and Future Work.